


# ZHG SYSTEM DIAGRAM

## PCB STACK UP

LAYER 1 : TOP  
LAYER 2 : GND  
LAYER 3 : IN1  
LAYER 4 : IN2  
LAYER 5 : VCC  
LAYER 6 : BOT

EDP@ -----> eDP panel  
LVDS@ -----> LVDS panel  
HDT@ -----> HDT function  
3G@ -----> 3G function  
U2@ -----> USB2.0 only  
U3@ -----> USB3.0 function  
885S@ -----> EC885S  
885L@ -----> EC885L



**Quanta Computer Inc.**

**PROJECT : ZHG**

Size	Document Number	Rev
	<b>Block Diagram</b>	1A
Date:	Tuesday, January 03, 2012	Sheet 1 of 28


## Power Sequence

Timing diagram showing various signals over time. The signals are: ACIN, 3V/5VPCU, NBSWON#, DNBSWON#, S5\_ON/S5, RSMRST#, PCIE\_WAKE#, SUSC, USB, SUSON, MAINON, VR\_ON, CPU\_CORE, VRM\_PWRGD, HWPG, ECPWROK, SB\_PWRGD\_IN, CPU RESET, and CPU POWER OK. The diagram shows the sequence of events during system boot, including power-up, initialization, and completion of various components.

A68M SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (*3V)	AD26 AE25	DDR / WLAN / 3G / Image Sensor
SCLK1 SDATA1 (*3V_S5)	T7 R7	Not used
SMB_EC_CLK SMB_EC_DAT (*3V_S5)	H19 G19	Charger / Battery
SB_SCLK3 SB_SDATA3 (*3V_S5)	G22 G21	APU

NPCE885 SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (*3VPCU)	70 69	Battery / Charger
APU_SIC_EC APU_SID_EC (*3VPCU)	67 68	APU

P/N	Item Description
AJ00C60VT00CPU(413P)CMC60AFBP22GV 1.0G(BGA)	
AJ00C60VT01CPU(413P)CMC60AFBP22GV 1.0G(BGA)STN BSQ	



PROJECT : ZHG


Size	Document Number	Rev
	<b>ONTARIO MEM &amp; PCIE I/F(1/3)</b>	1A
Date:	Tuesday, January 10, 2012	Sheet 3 of 28



This page is different AMD Nile



(DDR)




Quanta Computer Inc.

PROJECT : ZHG


Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A

Date: Tuesday, January 10, 2012 Sheet 6 of 28






RTC Circuitry(RTC)







For EMI





SS\_CORE\_EN is necessary to connect enable pin of +3VDCI/+5VDCI regulator for SS mode implementation

INTRUDER\_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).






BOARD_ID1	LCD	BOARD_ID3	For TP
0	eDP	0	ELAN
1	LVDS	1	Synaptics

 PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

System PWR\_OK




FCH PWRGD CKT


## HALL IC (HSR)




## LCD POWER SWITCH (LDS)




## CAMERA POWER (CCD)




## LCD MODULE (LDS)



CRT(CRT)




## eDP (LDS)





## HDMI (HDM)



## Close to HDMI Connector



## EMI reserve for HDMI



## SDVO I2C Control (HDM)




Quanta Computer Inc.


PROJECT : ZHG

Size	Document Number	Rev
	HDMI	1A
Date:	Tuesday, January 10, 2012	Sheet 13 of 28


## LAN (LAN)








## TRANSFORMER (LAN)




## RJ45 Connector (LAN)




### MultiMedia SIM (MNC)




Codec ALC271X (ADO)




EARPHONE (AMP)




Power (ADO)




Internal Speaker (AMP)



GND(ADO)




Internal Analog MIC (AMP)






## 2.5" SATA HDD (HDD)




## Power Sequence Connector(CPU)




1	GND	11	SUSON	21	VRON
2	NBSWON#	12	MAINON	22	RESERVE
3	S5_ON	13	RESERVE	23	CPU_COREPG
4	RESERVE	14	RESERVE	24	PWROK_EC
5	RESERVE	15	RESERVE	25	RESERVE
6	RESERVE	16	RESERVE	26	APU_PWRGD
7	PCH_RSMRST#	17	RESERVE	27	RESERVE
8	DNBSWON#	18	RESERVE	28	LDT_RST#
9	SUSC#	19	RESERVE	29	A_RST#_R
10	SUSB#	20	HWPG	30	RESERVE

## LED DB (UIF)




## Stitching Cap(EMC)



## POWER LED(UIF)

## PWR indicator




Quanta Computer Inc.

PROJECT : ZHG


Size	Document Number	Rev
	SATA HDD/LED/SW	1A

Date: Tuesday, January 10, 2012 Sheet 17 of 28


## USB Left (USB)




## IO D/B (UIF)




## HOLE(OTH)



## POWER M/B (DCD)





## KEYBOARD (KBC)




## CPU FAN CTRL (THM)


For EMI



## TOUCH PAD (TPD)



## TPM (TPM)




Quanta Computer Inc.

PROJECT : ZHG

Size	Document Number	Rev
	KB/BT/TP/LED/Power Connector	1A
Date:	Tuesday, January 10, 2012	Sheet 19 of 28




**EC(KBC)**




**SPI PU(KBC)**



## SM BUS PU(KBC)




## HWPG(KBC)




## SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery / Charger
SM Bus 2	APU
SM Bus 3	N/A
SM Bus 4	N/A

## POWER-ON SWITCH (UIF)





(DCD)




Quanta Computer Inc.


PROJECT : ZHG

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8223P)	1A

Date: Tuesday, January 10, 2012 Sheet 22 of 28



(DCD)




Quanta Computer Inc.

PROJECT : ZHG

Size	Document Number	Rev
	<b>VCCP 1.1V(TPS51211)</b>	1A

Date: Wednesday, January 11, 2012 Sheet 24 of 28




**(DCD)**

OCP=3A  
 L ripple current  
 $= (19 - 1.05) * 1.05 / (2.2u * 290k * 19)$   
 $= 1.555A$   
 $V_{trip} = 3 - (1.555 / 2) * 14mohm$   
 $= 0.03111V$   
 $R_{limit} = 0.03111 / 10uA * 8 = 24.89Kohm$


**Quanta Computer Inc.****PROJECT : ZHG**



Size	Document Number	Rev
	<b>+1.05V(TPS51211)</b>	1A

Date: Wednesday, January 11, 2012 Sheet 25 of 28



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

		<b>Quanta Computer Inc.</b> <b>PROJECT : ZHG</b>	
Size	Document Number	Rev	
	<b>DDR 1.5V(TPS51216)</b>	<b>1A</b>	
Date:	Tuesday, January 10, 2012	Sheet	26 of 28



Date: Tuesday, January 10, 2012 Sheet 27 of 28

