


# MA50 Ultrabook Block Diagram Rev 1.0



PCH\_CPT  
GPIO

PCH_CPT GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00				
GPIO 01				
GPIO [2:5]				
GPIO 06				
GPIO 07				
GPIO 08				
GPIO 09				
GPIO 10				
GPIO 11				
GPIO 12				
GPIO 13				
GPIO 14				
GPIO 15				
GPIO 16				
GPIO 17				
GPIO 18				
GPIO 19				
GPIO 20				
GPIO 21				
GPIO 22				
GPIO 23				
GPIO 24				
GPIO 25				
GPIO 26				
GPIO 27				
GPIO 28				
GPIO 29				
GPIO 30				
GPIO 31				
GPIO 32				
GPIO 33				
GPIO 34				
GPIO 35				
GPIO 36				
GPIO 37				
GPIO 38				
GPIO 39				
GPIO 40				
GPIO 41				
GPIO 42				
GPIO 43				
GPIO 44				
GPIO 45				
GPIO 46				
GPIO 47				
GPIO 48				
GPIO 49				
GPIO 50				
GPIO 51				
GPIO 52				
GPIO 53				
GPIO 54				
GPIO 55				
GPIO 56				
GPIO 57				
GPIO 58				
GPIO 59				
GPIO 60				
GPIO 61				
GPIO 62				
GPIO 63				
GPIO 64				
GPIO 65				
GPIO 66				
GPIO 67				
GPIO 72				
GPIO 73				
GPIO 74				
GPIO 75				

EC  
NPCE795L

EC GPIO	Use As	Signal Name
GPA0		
GPA1		
GPA2		
GPA3		
GPA4		
GPA5		
GPA6		
GPA7		
GPB0		
GPB1		
GPB2		
GPB3		
GPB4		
GPB5		
GPB6		
GPB7		
GPC0		
GPC1		
GPC2		
GPC3		
GPC4		
GPC5		
GPC6		
GPC7		
GPD0		
GPD1		
GPD2		
GPD3		
GPD4		
GPD5		
GPD6		
GPD7		
GPE0		
GPE1		
GPE2		
GPE3		
GPE4		
GPE5		
GPE6		
GPE7		
GPF0		
GPF1		
GPF2		
GPF3		
GPF4		
GPF5		
GPF6		
GPF7		
GPB0		
GPG1		
GPG2		
GPG6		
GPH0		
GPH1		
GPH2		
GPH3		
GPH4		
GPH5		
GPH6		
GPI0		
GPI1		
GPI2		
GPI3		
GPI4		
GPI5		
GPI6		
GPI7		
GPJ0		
GPJ1		
GPJ2		
GPJ3		
GPJ4		
GPJ5		


SM\_BUS ADDRESS :


SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x ( A0h )
SO-DIMM 1	1010001x ( A4h )

PCIE 1	N/A
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A

SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A


USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB 3.0 Port (3)
USB 3	USB Port (4)
USB 4	N/A
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	Card Reader
USB 11	N/A
USB 12	N/A
USB 13	N/A






+1.5VS_VCCDDQ	+1.5VS_VCCDDQ	7
+3VS	+3VS	17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
+3VSUS	+3VSUS	22,24,28,30,60,81,92
+VCCP	+VCCP	3,6,7,30,32,57,82
+3V	+3V	24,45,57,59,61,91


#### R.10 PU/PD for JTAG signals




#### PM\_SYS\_PWRGD is the power good for +1.5V\_VCCDDQ Different from EVEREST




- If support S3 power reduction with power good.
1. Mount U0404, D0404, C0413, C0420, R0450, R0452, R0453, Unmount R0460
  2. Change R0449 to 1kohm from 200ohm, change R0409 to 0ohm from 130ohm - Design Guide 1.0 page 106





R1.0 S3 circuit: DRAM\_RST# to memory should be high during S3  
 R1.1 add S3 power reduction





Decoupling guide from Intel PDDG R0.8

+VGFX\_CORE  
1uF \* 11pcs  
10uF \* 6pcs  
22uF \* 6pcs

+VGFX\_CORE  
1uF \* 11pcs  
10uF \* 6pcs  
22uF \* 8pcs(power request)

Graphics core voltage  
Voltage range: 0 - 1.52V

+VCCP 3,4,6,30,32,57,82  
+1.5V 5,16,17,18,57,60,83  
+VCCSA 85  
+1.8VS 25,26,57,80,84  
+VGFX\_CORE 9,80  
+1.5VS 26,53,57,91  
+V\_SM\_VREF 83

DDR3 Reference Voltage

+1.5VS\_VCCDDQ R1.1  
add S3 power reduction

Processor I/O supply  
voltage for DDR3  
(DC + AC specification)


ICCMAX\_VDDQ 5A

Chief River

Decoupling guide from Intel (EE)  
+1.5VS\_VCCDDQ  
1uF \* 10pcs  
10uF \* 8pcs  
330uF \* 1pcs

Filtered (BGA Only)


R1.0 0209  
Intel Comments



+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V
H	L	0.725V
H	H	0.675V





Chief River


Decoupling guide for A14 (EE)  
+VCCSA  
1uF \* 5pcs  
10uF \* 5pcs





CFG strapping information:
<b>CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x</b> - 1: (Default) Normal Operation, Lane # definition matches socket pin map definition - 0: Lane Numbers Reversed
<b>CFG[4]: Embedded DisplayPort Detection</b> - 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort - 0: Enabled ; An external Display Port device is connected to the Embedded Display Port
<b>CFG[6:5]: PCI Express Port Bifurcation Straps</b> - 11 : (Default) x 1 6 - 10 : x 8 , x 8 - 01 : Reserved - 00 : x 8 , x 4 , x 4
<b>CFG[7]: PEG DEFER TRAINING</b> - 1: (Default) PEG Train immediately following xxRESETB de assertion - 0: PEG Wait for BIOS training






CPU XDP connector

Check Connector





PCH XDP connector






Chief River  
Decoupling guide from Intel PDDG R0.8  
+VCORE 2.2uF \* 16 pcs  
22uF \* 12 pcs

Chief River  
+VCORE 2.2uF \* 16 pcs  
22uF \* 18 pcs (power request)



Memory Down CH A






H:5.2mm






## RTC battery



Request by CSC  
for CMOS clear  
function

CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)



INTVRMEN: Integrated SUS 1.05V VRM Enables  
Low: Enable External VRs  
High: Enable Internal VRs

PCCH INTRVRMEN R2030 1 2 200KOhm

TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

Intel I:5 Design Guide, page 260

isolate schematic for ACZ\_SYNC and SDOUT follow EIH31

R1.0  
For JTAG to pull high and low.

Remove JTAG schematic

Strap information:




SB\_SPKR: No reboot strap  
Low: Disable (Default)  
High: Enable

ACZ\_SDOUT:


1. Flash descriptor security:  
Sampled Low: in effect.  
Sampled High: override  
2. ACZ\_SDOUT which sample high on the rising edge of PWROK  
Will also disable Intel ME.

ACZ\_SYNC: On Die PLL VR voltage selector

Low: 1.8V (Default)  
High: 1.5V  
note : CRB has no strap  
Hiron River Platform Schematic Design Checklist  
(438390 page 48)



R1.0  
Delete  
+RTCBAT




PEGATRON Title : PCH(1)\_SATA,IHDA,RTC,LPC


PEGATRON COMPUTER INC Engineer: Joyoung Chianhg


Size	Project Name	Rev
C	MA50	1.0
Date: Monday, February 13, 2012	Sheet 20 of 83	



Frank  
0517\_Add 3G PCIE and CLKRQ in Port3.








Pull up 2.2k ohm in DDC bus for LVDS .

Remove LVDS net name and add port B.



COUGAR\_POINT\_ES1  
02V000000001

#### CRT Disable: (For discrete graphic)

1. NC:  
CRT\_RED, CRT\_GREEN, CRT\_BLUE  
CRT\_HSYNC, CRT\_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:  
DAC\_IREF
3. Connected to GND:  
CRT\_ITRN
4. Connect to +V3.3:  
VCCADAC


#### Display Port Disable: (For discrete graphic)

1. NC:  
ALL


#### LVDS Disable: (For discrete graphic)

1. NC:  
LVDSA\_DATA [3:0], LVDSA\_DATA# [3:0],  
LVDSA\_CLK, LVDSA\_CLK#, LVDSB\_DATA [3:0],  
LVDSB\_DATA# [3:0], LVDSB\_CLK, LVDSB\_CLK#  
L\_VDD\_EN, L\_BKL TEN, L\_BKL TCTL, LVD\_VREFH,  
LVD\_VREFL, LVD\_IBG, LVD\_VBG
2. Connected to GND:  
VccALVDS, VccTX\_LVDS












PCH SPI ROM

SHARE ROM CONFIG1

U2801	@	
U2802	@	
U2803	ME+BIOS+EC	4MB
ummount: R2855, R2856, R2864, R2865, R2853, R2852, R2834, R2850, R2851, R2832, C2803, U2802, R2869, R2870, R2868, D2802, U2801		

SHARE ROM CONFIG2


U2801	ME Firmware	2MB
U2802	EC+BIOS	4MB
ummount: R2858, R2862, R2866, R2867, U2803		




SPI Debug Connector

layout space issue, so remove J2801.

PCH SMBus









<b>PEGATRON</b>		Title : <b>CLK_JCS9LRS3197</b>	
PEGATRON COMPUTER INC		Engineer: <b>Joyoung_Chianhg</b>	
Size Custom	Project Name <b>MASO</b>	Rev 1.0	
Date: <b>Monday, February 13, 2012</b>		Sheet <b>29</b> of <b>93</b>	





+VCCP    +VCCP    3,4,6,7,30,57,82  
+3VA\_EC    +3VA\_EC    28,30  
+3VS    +3VS    17,20,21,22,23,24,25,26,27,28,30,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92







Joyoung R1.0  
FAE suggest common mode choke is on chip side.

R1.1 Swap L\_TRDP3 L\_TRDN3 & L\_TRDP1 L\_TRDN1


R1.1 Add 0 OHM for FAE suggestion 0809  
JM50: FAE suggest remove

R1.1 Remove R3405~R3407 & C3409

R1.1 Mount R3401~R3403 for FAE suggestion 0809




## RJ45




Change RJ45 CON3401

| LAN layout note:




EMI Req




R1.0 Reserve D3401 for EMI.


R1.0 Mount R3408 for FAE suggestion



<b>PEGATRON</b>		Title : <b>MDC CONN</b>	
<OrigName>		Engineer: <b>Joyoung Chianhg</b>	
Size	Project Name		Rev
<b>C</b>	<b>MA50</b>		<b>1.3</b>
Date: <b>Monday, February 13, 2012</b>		Sheet	<b>35</b> of <b>83</b>












	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


<b>PEGATRON</b>		Title : <b>AUD(4)_****</b>	
<OrgName>		Engineer: <b>Joyoung_Chianhg</b>	
Size	Project Name	Rev	
Custom	<b>MA50</b>	1.3	
Date: <b>Monday, February 13, 2012</b>		Sheet	<b>39</b> of <b>93</b>






+3VS  +3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92  
+12V  +12V 60,91



+3VS  +3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,45,48,50,51,53,57,59,61,80,91,92

### LPC Debug Port




PEGATRON		Title : BUG_Debug	
<OrgName>		Engineer: Joyoung_Chianhg	
Size	Project Name	Rev	
B	MA50	1.3	
Date: Monday, February 13, 2012		Sheet	44 of 93










<b>PEGATRON</b>		Title : CRT	
BU1-RD Div.1+HW RD Dept.1		Engineer: Joyoung_Chianhg	
Size	Project Name		Rev
Custom	MA50		1.0
Date: Monday, February 13, 2012		Sheet	46 of 93






5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


+3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,51,53,57,59,61,80,91,92  
+5VS 27,36,37,48,51,57,80,87,91

## CPU Thermal Sensor





## DIMM Thermal Sensor

PHILIP PMBS3904  
Please in the center of Plamrest.




## PWM Fan





<b>PEGATRON</b>		<b>Title :</b> <u>XDD_HDD,ODD</u>	
<b>&lt;OrigName&gt;</b>		<b>Engineer:</b> <u>Joyoung_Chianhg</u>	
Size C	Project Name <b>MA50</b>	Rev 1.3	
Date: <u>Monday, February 13, 2012</u>		Sheet	51 of 93



<b>PEGATRON</b>		<b>Title :</b> USB_USB Port	
<OrigName>		<b>Engineer:</b> Joyoung_Chienhg	
<b>Size</b> D	<b>Project Name</b> MA50	<b>Rev</b> 1.3	
<b>Date:</b> Monday, February 13, 2012		<b>Sheet</b>	52 of 93









+3VA 6,20,26,27,30,31,57,59,60,81,88,93  
+3VS 17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92  
+5VSUS 51,57,59,91  
+5VA 37,60,81,91  
+5V 57,59,60,91  
+5VS 27,36,37,48,50,51,57,80,87,91  
AC\_BAT\_SYS AC\_BAT\_SYS 45,53,81,87,88  
+3V 24,45,57,59,61,91





30.59 PWR\_LED#

30.59 PWR\_LED\_standby#

30.59 CHG\_LED\_BLUE#

30.59 CHG\_LED\_ORANGE#



+3VA	6,20,26,27,30,31,59,60,81,88,93
+VOCORE	6,9,11,80
+VGFX_CORE	7,9,80
+VCCP	3,4,6,7,30,32,82
+0.75VS	16,17,83
+1.05VS	26,27,82,87
+1.5VS	7,26,53,91
+1.8VS	7,25,26,80,84
+3VS	17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,59,61,80,91,92
+5VS	27,36,37,48,50,51,80,87,91
+1.5V	5,16,17,18,60,83
+3V	24,45,59,61,91
+5V	59,60,91




































## DC Jack WtoB CONN



+VCC_RTC		+VCC_RTC	20,22,27
+3VA_EC		+3VA_EC	28,30,32
+3VA		+3VA	6,20,26,27,30,31,57,59,81,88,93
+5VA		+5VA	37,81,91
+3VSUS		+3VSUS	4,22,24,28,30,81,92
+5VSUS		+5VSUS	51,57,59,91
+12VSUS		+12VSUS	28,51,81,91
+1.5V		+1.5V	5,16,17,18,57,83
+3V		+3V	24,45,57,59,61,91
+5V		+5V	57,59,91
+12V		+12V	91
+0.75VS		+0.75VS	16,17,57,83
+1.05VS		+1.05VS	26,27,57,82,87
+1.5VS		+1.5VS	7,26,53,57,91
+1.8VS		+1.8VS	7,25,26,57,80,84
+3VS		+3VS	17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,81,90,91,92
+5VS		+5VS	27,36,37,48,50,51,57,80,87,91
+12VS		+12VS	28,36,48,91

## Battery Connector




AC_BAT_SYS		AC_BAT_SYS	45,53,81,87,88
A/D_DOCK_IN		A/D_DOCK_IN	88
BAT_CON		BAT_CON	88
+VCCP		+VCCP	3,4,6,7,30,32,57,82
+VCORE		+VCORE	6,9,11,80
+VGF_X_CORE		+VGF_X_CORE	7,9,80
+VTT_PCH_ORG		+VTT_PCH_ORG	22,26,27
VTT_PCH_VCCIO		+VTT_PCH_VCCIO	20,26,27
+1.05VM_ORG		+1.05VM_ORG	27
+V_VREF_DDR3		+V_VREF_DDR3	16,17,18















PEGATRON			Title : B to B		
<OrgName>			Engineer: Joyoung_Chianhg		
Size	Project Name				Rev
A	MA50				1.3
Date: Monday, February 13, 2012			Sheet	63	of 93





<b>PEGATRON</b>		<b>Title : B to B</b>	
<OrgName>		<b>Engineer:</b> <i>Joyoung_Chianhg</i>	
Size	Project Name		Rev
C	<b>MA50</b>		1.3
Date: <i>Monday, February 13, 2012</i>		Sheet	64 of 83



This screw hole should be Upside down(TOP and BOTTOM) .




## Power Button




Power LED

Dual Color




POWER LED




Charger LED BLUE


Dual Color



Charger LED ORANGE








Charger LED



SDCLK trace length  
shorter, surround with GND.

From System's PCIE interface

R1.1 change to 30P



## Remove Serial Flash

```

|-----|
| Reserve for BIOS boot function

```

When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7

**PEGATRON** Title : **RTS5209**


Engineer: **JAY TSAI**


Size C	Project Name <b>MA50</b>	Rev 1.0
Date: <b>Monday, February 13, 2012</b>		Sheet <b>67</b> of <b>93</b>









Frank  
20110513 Change N13P GPU.








LVDS  
R1.1 Remove the TP (T7301 T7311 T7302 T7307 T7303 T7304 T7305 T7306 T7308 T7309 T7310) by Nvidia





```

STRAP0
3 2 1 0 PANEL VS/HS
0 0 0 0 XGA -/-
0 0 0 0 XGA -/-
0 0 0 0 XGA +/+
0 0 0 0 XGA +/+
0 0 0 0 DNGA -/-
0 0 0 0 DNGA -/-
0 0 0 0 DNGA +/+
0 0 0 0 DNGA +/+
1 1 1 1 ENITS N/A

STRAP1
SGIO_PAD_CFG_ADR[3:0]
3 2 1 0 PANEL
0 0 0 0 ROTATIONS
0 0 0 0 ROTATIONS
1 1 1 1 RESERVED

STRAP2
LOGICAL BIT
0 1 PCSI_DEVID[0]
1 2 PCSI_DEVID[1]
2 3 PCSI_DEVID[2]
3 4 PCSI_DEVID[3]

ROM_S1_RAMCFG
ROM_SIZE
Hexyn 64Me16 --> ram_cfg = 0x2
Samsung 64Me16 --> ram_cfg = 0x3
Hexyn 128Me16 --> ram_cfg = 0x6
Samsung 128Me16 --> ram_cfg = 0x7


ROM_S0
LOGICAL BIT
2 XCLK 417
2 FB 0 BAR_SIZE
0 SMC_ALT_ADDR
0 VOL_DEVICE

ROM_SCLK
LOGICAL BIT
3 PCIE_DEVID[4]
4 SUB_VENDOR
1 SIOF_CLK_EN
0 SIOF_PLM_EN_TERM








WSP3

```

VRAM need change BOM




R1.1 Remove L\_VDDEN\_VGA & LCD\_BKEN\_VGA signals, No function request on the pin (NV)




Frank  
20110613 Follow Vender and spec suggest=>Remove C7506, C7508  
=> Add C7542, C7543, C7544, C7545 and C7556 mount  
Remove C7540, C7561, C7558, C7649  
Change C7541, C7557 to 10uF

CALIBRATION PIN	QDQPS
FB_CALx_PD_VDDQ	40
FB_CALx_PU_GND	40
FB_CALx_TERM_GND	80



Frank  
20110613 Follow Vender and spec suggest=>Remove R7509 change 42.2 ohm  
Jyouyoung  
20110913 Follow Vendor spec PUN-05893-001\_v02=>Change R7510 to 51.1 ohm

**\*TOP SIDE\***



H1	VRE
	VRE


**\*BOT SIDE\***




## U7604

## VRAM CH C


**\*TOP SIDE\***




**\*BOT SIDE\***



**\*TOP SIDE\***



**\*BOT SIDE\***





	5	4	3	2	1
D					
C					
B					
A					



## Huron River



Engineer: **Clark Liang**

Date: Monday, February 13, 2012 8:00 AM 80 of 94

# +5VO & +3VO POWER SUPPLY

**PEGATRON** Title : POWER\_SYSTEM


Size	Project Name	Rev
------	--------------	-----

Date: Monday, February 13, 2012 Sheet 81 of 94

---


11/07/21  
+1.05VS & +VCCP  
REQUIRE:22UF\*18PCS  
EE:10UF\*10PCS/1uF\*26  
PWR:22UF\*3PCS

Check if meet or not




<Variant Name>			
<b>PEGATRON</b>		Title : <b>POWER_VCCP</b>	
		Engineer: <b>Clark Liang</b>	
Size Custom	Project Name <b>MA50</b>		Rev 1.0
Date: <b>Monday, February 13, 2012</b>		Sheet <b>82</b> of <b>94</b>	

# +1.5VO POWER SUPPLY



# +0.75VS POWER SUPPLY




<Variant Name>

PEGATRON		Title :	POWER_DDR & VTT
Size		Project Name	Rev
Custom		MA50	1.0
Date: Monday, February 13, 2012		Sheet	83 of 94

Engineer: Clark Liang


# +1.8VS POWER SUPPLY



<Variant Name>

<b>PEGATRON</b>		Title :	<b>POWER_+1.8VS</b>
		Engineer:	<b>Clark Liang</b>
Size Custom	Project Name	<b>MA50</b>	
Date: Monday, February 13, 2012	Sheet	84	of 94
		Rev	1.0

## IVB VCCSA POWER SUPPLY




For Chief River

+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V
H	L	0.725V
H	H	0.675V

For Huron River

+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V






<Variant Name>

PEGATRON		Title : POWER_N/A	
		Engineer: Clark Liang	
Size	Project Name		Rev
Custom	MA50		1.0
Date: Monday, February 13, 2012		Sheet	86 of 94

## VGA\_CORE POWER SUPPLY



For Common BOM, Remove @

For UMA SKU  
Remove @ and DSC\_@

For DSC SKU  
Remove @

<Variant Name>

PEGATRON Title : POWER\_VGACORE


Engineer: *Clark Liang*

Size	Project Name	Rev
------	--------------	-----

Custom	<b>MA50</b>	1.0
--------	-------------	-----

Date: **Monday, February 13, 2012** Sheet **87** of **94**


## BATTERY CHARGER



**<Variant Name>**


**PEGATRON** Title : POWER\_CHARGER

Size Custom		Project Name <b>MA50</b>	Rev 1.0
Date: Monday, February 13, 2012		Sheet	88 of 94




<Variant Name>


PEGATRON		Title :	POWER_N/A
		Engineer:	Clark Liang
Size	Project Name		Rev
Custom	MA50		1.0
Date: Monday, February 13, 2012		Sheet	89 of 94




## SUSB#\_PWR POWER




## SUSC#\_PWR POWER



## DGPU\_EN\_PWR POWER




## VSUS\_ON POWER



<Variant Name>

PEGATRON Title :POWER_LOAD SWITCH			
Size		Engineer: Clark Liang	
Custom		MA50	
Date: Monday, February 13, 2012		Sheet 91 of 94	
Rev		1.0	

# POWER GOOD DETECTOR




<Variant Name>

<b>PEGATRON</b>		Title : <b>POWER_PROTECT</b>	
		Engineer: <b>Clark Liang</b>	
Size Custom	Project Name <b>MA50</b>	Rev 1.0	
Date: <b>Monday, February 13, 2012</b>		Sheet <b>92</b> of <b>94</b>	

AC_BAT_SYS	AC_BAT_SYS	45,53,81,87,88
BAT	BAT	88
BAT_CON	BAT_CON	60,88
+5VA	+5VA	37,60,81,91
+3VA	+3VA	6,20,26,27,30,31,57,59,60,81,88
+5VO	+5VO	52,65,80,81,82,83,85,91
+3VO	+3VO	53,81,84,85,91
+1.8VO	+1.8VO	60,84
+1.5VO	+1.5VO	83,91
+1.05VO	+1.05VO	82,91
+0.75VO	+0.75VO	83
+12VSUS	+12VSUS	28,51,81,91
+5VSUS	+5VSUS	51,57,59,91
+3VSUS	+3VSUS	4,22,24,28,30,60,81,92
+12V	+12V	60,91
+5V	+5V	57,59,60,91
+3V	+3V	24,45,57,59,61,91
+1.5V	+1.5V	5,16,17,18,57,60,83
+12VS	+12VS	28,36,48,91
+5VS	+5VS	27,36,37,48,50,51,57,80,87,91
+3VS	+3VS	17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,44,45,48,50,51,53,57,59,61,80,91,92
+1.8VS	+1.8VS	7,25,26,57,80,84
+1.5VS	+1.5VS	7,26,53,57,91
+1.05VS	+1.05VS	26,27,57,82,87
+VCCSA	+VCCSA	7,85
+0.75VS	+0.75VS	16,17,57,83
+VCORE	+VCORE	6,9,11,80
+VGFX_CORE	+VGFX_CORE	7,9,80
+12VS_VGA	+12VS_VGA	60,91
+3VS_VGA	+3VS_VGA	57,70,72,74,75,87,91
+1.5VS_VGA	+1.5VS_VGA	57,71,75,76,77,91
+1.05VS_VGA	+1.05VS_VGA	57,70,71,72,91


## FOR POWER TEST



<Variant Name>

<b>PEGATRON</b>		<b>Title :</b> POWER_SIGNAL	
		<b>Engineer:</b> Clark Liang	
Size	Project Name		Rev
Custom	MA50		1.0
Date: Monday, February 13, 2012		Sheet	93 of 94





SPEC rating

(10mA)

(10mA)

(0.319A)

(0.278A)

(1.809A)

(0.07A)

(0.021A)

(1.615A)

(1.783A)

(0.1A)

(3.37A)

(5.95A)

(0.009A)

(9.688A)

(1A)

(4.8A)

(1.002A)

(12A)

(21.5A)


<Variant Name>

PEGATRON

Title : POWER\_FLOWCHART

Engineer: Clark Liang

Size	Project Name	Rev
Custom	MA50	1.0
Date: Monday, February 13, 2017		Sheet 04 of 04



PEGATRON			Title : ****		
BG1\HW1			Engineer: Joyoung_Chianhg		
Size	Project Name				Rev
A	MA50				1.3
Date: Monday, February 13, 2012			Sheet	96	of 93

## SR BOM change

SR1.1 Un-mount Q5602, Q5601 and mount R5323 and R5310  
SR1.2 CE5001 un-mount  
SR1.3 L3602 mount  
SR1.4 R7005 un-mount  
SR1.5 R7410 change 10K ohm  
SR1.6 R4504 change 10K ohm for LVDS backlight  
SR1.7 R7430, R7432, R7433 un-mount  
SR1.8 R7608, R7611 change 162 ohm

## ER


ER1.1 PI pin connect to ESD and VDD pin reserve 0.1 uF cap  
ER1.2 Add diode and reserve 0 ohm for AC adapter plug in /out voice  
ER1.3 U5201 change G547G1P81U for Desing IP  
ER1.4 Add Card Reader LED  
ER1.5 J3701, J3702, J4601, J5201, J5304,J5001 chang connector  
ER1.6 R6505~R6508 change 0603 size  
ER1.7 D4801 contact to 2.2K ohm for EA solution in HDMI issue  
ER1.8 CPU\_THERM# contact to FORCE\_OFF#  
ER1.9 RTC battery connector (J2001)Pin1, Pin2 swap  
ER1.10 D3707, D4618, D5201, D5301, D6502, D6503, D6802 VDD pin reserve 0.1 uF cap  
ER1.11 R3720 R3721 change 51ohm for consumer spec in HP  
ER1.12 L4601, L4602, L4603 change 27nH and add C4622, C4623, C4624 for EA solution in CRT  
ER1.13 L5301, L5302, L5306 change 0 ohm and L5305 change short pin,  
C5321, C5327,C5307, C5322, C5315, C5305, C5313 change umount  
ER1.14 Change R4566 from 300(0603) to 150(0402) for LVDS power sequence solution  
ER1.15 USB port 0 and port 1 swap  
ER1.16 Vcore\_add CE8002&CE8006 to replace CE0601&CE0602  
ER1.17 VGFY\_CORE(IGPU) add CE8007 to replace CE0705  
ER1.18 reserve M\_VREF schematic  
ER1.19 Reserve C2623, C2624, C4514, C4515 for WLAN solution  
ER1.20 Reserve C4510, C4512, C4513 for 3G and L6002~L6004, L4502 change 47 ohm Bead  
ER1.21 C6007, C6006 mount for WLAN  
ER1.22 RN3002 change 2R4P  
ER1.23 LED and BT schematic change to LED board  
ER1.24 LED power change 5VSUS, so R5618, R5616, R5623 change 560 ohm  
ER1.25 VRAM change co-lay footprint  
ER1.26 Reserve C5601, C5602, C5603, C6356, C6357 to 47pF for RF request  
ER1.27 Reserve C4516, C4517 to 10pF for RF request  
ER1.28 U6504,U6505 change AZ3028 for EMI request  
ER1.29 D6401, D6501, D6502 change ESD AZ5023 in for EMI request in LAN function  
ER1.30 Add C6010 C6011 for EMI request  
ER1.31 Merge Q6704 and remove U6704  
ER1.32 D3720 change to mount for EMI request  
ER1.34 Reserve C6913(47PF), C6902(0.1uF), C6623(47PF), C6606(22uF) for 3G  
ER1.35 L6601=>0901-00HI000 FERRITE BEAD(1206)390 OHM/2A

## PR

PR2.1 RTC pin define swap

PR\_S01:Change C3627,C3626 from X5R to Y5V  
PR\_S02:According with INTEL datasheet suggest.(Power circuit mount)  
PR\_S03:To prevent 誤動作 PCIE Wake.  
PR\_S04:To change WLAN LED control by MODULE then gate control by 3G LED.  
PR\_S05:To change 3G LED control by MODULE.  
PR\_S06:To prevent leakage current and mount R for cost down.  
PR\_S07:RF reserve.  
PR\_S08:Move P.U 10K near 3G connector.  
PR\_S09:Change LED POWER rail from +5VSUS\_LEDDDB(+5VSUS) to +5VA\_LEDDDB(+5VA) .(To resolve Battery LL issue)  
PR\_S10:Change LED POWER rail from +5VSUS\_LEDDDB(+5VSUS) to +5V\_LEDDDB(+5V)  
PR\_S11:Del JP, +3VS\_CR change Net name to +3VS  
PR\_S12:ESD change solution ,Add U6512 ,Del C6509,D6501~3,U6502,U6503,D6401  
PR\_S13:Change NET name to +3VS  
PR\_S14:Change 10uF to 22uF for wave of CRT display.  
PR\_S15:Add 10uF (C6803)for USB droop test.  
PR\_S16:D5201 PIN Swap  
PR\_S17:ME modify.(H6532,8,1,9,4,3,5,H6945),DEL H6944  
PR\_S18:EMI add.  
PR\_S19:Change to unmount for ME  
PR\_S20:RF request.  
PR\_S21:LED light fine-tune.  
PR\_S22:BIOS request for UMA and DSC platform identifying.

# Power On Sequence Diagram G3-S0 R0.3 (non-iAMT,non-Deep Sx)



Power On Sequence

1 → 23

# Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)

