



ZYG SYSTEM BLOCK DIAGRAM




GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	DDR3 RAM POWER	SUSON	S0-S3
+SMDDR_REF	+0.75V	SODIMM Reference Voltage	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/POWER	MAINON	S0
+1.8V	+1.8V	CPU/PCH POWER	MAINON	S0
+1.05V_S5	+1.05V	CPU/SODIMM CORE POWER	S5_ON	S0-S5
+1.05V_VTT	+1.05V	CPU VTT POWER	MAINON	S0
+1.05V_PCH	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
+VCC_GFX	variation	SNB GRAPHIC POWER	VR_ON	S0
+VCCSA	+0.8/0.9V	CPU SYSTEM ANGENT AGENT	VTT_HWPG	S0
+1.05V_GFX	+1.05V	GPU IO/PLL POWER	dGPU_PWR_EN	Discrete enable
+3V_GFX	+3.3V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN	Discrete enable
+VGPU_CORE	+0.8125V~+1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	VGA_PG	Discrete enable
+1.8V_GFX	+1.8V	GPU_CRE/LVDS/PLL POWER	VGA_PG	Discrete enable
+5V_ADO	+5V	AUDIO CODEC AMPLIFIER	MAINON	S0
+5V_DT	+5V	DT CHARGING	DT_CHG	TBD




Sandy Bridge Processor (CLK,MISC,JTAG)



Timing diagram for XDP signals. The diagram shows waveforms for XDP_TDO, XDP_TDS, XDP_TDI, XDP_FREQ, XDP_TCLK, and XDP_TRSTB. A table on the right lists the signal names, R numbers, and delay values in ns.


Signal	R	Delay (ns)
XDP_TDO	R142	51.4
XDP_TDS	R127	51.4
XDP_TDI	R125	51.4
XDP_FREQ	R126	51.4
XDP_TCLK	R98	51.4
XDP_TRSTB	R147	51.4

The diagram also shows a +1.05V_VTT supply and a ground connection. A note at the bottom states: "H_PWRGOOD need very short from process to 1K_4".




Sandy Bridge Processor (DDR3)

04



DDR3 Standby Power Reduction



Sandy Bridge Processor (POWER)

CPU VTT SNB 45W : 8.5A

Spec
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)

Real
390uF/10mohm x 1
22uF x 10
10uF x 3

Spec
470uF/4mohm x 2
22uF x 12

Real
330uF/10mohm x 1
22uF x 8
10uF x 6

CPU VGT SNB 45W : 33A

Sandy Bridge Processor (GRAPHIC POWER)

POWER

GRAPHICS

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

CPU Core Power SNB 45W : 94A

Spec
470uF/4mohm x 4
22uF x 16
10uF x 10

Real
470uF/4mohm x 3
22uF x 14
10uF x 9



POWER

P&G AND DDR

CORE SUPPLY

SVID


SENSE LINES



CPU VCCPL SNB 45W : 1.5A

Spec
330uF/7mohm x 1
10uF x 1
1uF x 2

Real
10uF x 1
1uF x 2



Layout note: need routing
together and ALERT need
between CLK and DATA

H_CPU_SVIDCLK R152 *short_4

Place PU resistor close to CPU

+1.05V_VTT R150 130F_4

H_CPU_SVIDDAT R151 *short_4

Place PU resistor close to CPU

+1.05V_VTT R134 75_4

H_CPU_SVIDALERT# R128 43_4

VR_SVID_ALERT# R136 *short_4

SVID CLK

SVID DATA

SVID ALERT

CPU SA SNB 45W : 6A

Spec
330uF/7mohm x 1
10uF x 3

Real
10uF x 3

31,33,35,41,44,45,46 MAINON

3,45 MAINON_G

Q29 *DMN601K-7

R405 *220_8

R401 R402

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208

*short_1208


*short_1208

*short_1208

*short_1208

*short_1208

*short_1208



CFG2 R93 1K/F_4

CFG4 R124 *1K/F_4


CFG7 R145 *1K/F_4

CFG5 R146 *1K/F 4
CFG6 R122 *1K/F 4


```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

Cougar Point (LVDS,DDI)


Cougar Point (DMI,FDI,PM)



PCH Pull-high/low(CLG)






System PWR_OK(CLG)











On Die DSW VR Enable
High = Enable (Default)
Low = Disable



08




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _O  SPCR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 PCL_GNT3# 9									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC _O  PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]  BBS_BIT1 9 BBS_BIT0
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	35 ME_WR#  ACZ_SDOOUT_R									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	 DF_TVS 1 H_SNB_IVB									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	 PLL_OOVR_EN 10									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5c _O  ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	Need check schematic									
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										





U40








Cougar Point (GPIO,VSS_NCTF,RSVD)



GPIO Pull-up/Pull-down(CLG)



MFG-TEST


**Quanta Computer Inc.**

PROJECT : ZYG


Size	Document Number	Rev
------	-----------------	-----

Cougar Point 4/6


Cougar Point-M (POWER)



IBEX PEAK-M (GND)



CougarPoint_R1P0



CougarPoint_R1P0




Quanta Computer Inc.




PROJECT : ZYG

Size	Document Number	Rev
	Cougar Point 6/6	1A
Date:	Monday, February 14, 2011	Sheet 12 of 50

DDR3 DIMM-A0




Place these Caps near So-Dimm0.





DDR3 DIMM-A1

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




Place these Caps near So-Dimm0.






DDR3 DIMM-B0

15





Place these Caps near So-Dimm1.


DDR3-DIMM0_H=5.2_RVS



DDR3 DIMM-B1




Place these Caps near So-Dimm1.




CPU XDP Connector(CPU)

XDP_PREQ#	CLK_PCIE_XDPN
XDP_PRDY#	XDP_DBRST#
XDP_BPM0	SMB_PCH_DAT
XDP_BPM1	SMB_PCH_CLK
XDP_BPM2	XDP_TDO
XDP_BPM3	XDP_TRST#
XDP_BPM4	XDP_TDI
XDP_BPM5	XDP_TMS
XDP_BPM6	XDP_TCLK
XDP_BPM7	SYS_PWROK
DNBSWON#	PCH_JTAG_TCK
CFG0-----1k	H_PWRGOOD-----1k
CLK_PCIE_XDPP	PLTRST#-----1k


DT Dongle Conn.




DT PW Conn.




SCREW HOLE




BKT



GPU




MiniCard




PCH


Battery Power Reset




A-stage	SKU1	SKU2	SKU3	SKU4
GPU	N12E-GE	N12P-GS	N12P-GS	N12P-GS (dGPU)
VRAM	Hynix 2G	Hynix 1G	Sam 2G	Hynix 2G




NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time





Trise $\geq 1\mu\text{s}$ **Tfall** $\leq 500\text{ns}$

 Quanta Computer Inc. PROJECT : ZYG		
Size	Document Number	Rev
	DGPU 1/5 (PEG)	1A
Date:	Tuesday, February 22, 2011	Sheet 18 of 50




FB_DLLAVDD / GB2-128 / GB3-128 FB_PLLAVDD	Under	Near
100nF ,10% X7R 0402	3	
1uF ,10% X7R 0603		1
10uF ,10% X7R 0805		1
30 Ohm ESR 10 mOhm		1




		GB2-128 / GB3-128	
IFPAB_PLLVDD		Under	Near
100nF ,10% X7R 0402	1		
1uF ,10% X7R 0603			1
4.7uF ,10% X7R 0805			1
120 Ohm 0603			
ESR 180 mOhm			1

DACx_VDD		GB2-128 / GB3-12	
		Under	Near
100nF ,10% X7R 0402	4		
1uF ,10% X5R 0402			1
4.7uF ,10% X5R 0805			1
300 Ohm 0603			
ESR 250 mOhm			1

IFPC/D/E_ PLL VDD	GB2-128 / GB3-128	
	Under	Near
100nF, 10% X7R 0402	3	
1uF, 10% X7R 0603		1
4.7uF, 10% X7R 0805		1
300 Ohm 0603 ESR 250 mOhm		1





[illegible]

RAMCFG [3:0]	DESCRIPTION	Vendor P/N	ROM_SI	QCI	QCI B/S
0010	Hynix DDR3 64Mx16x8, 1GB,900MHz	HST01G63DFR-11C	PD 15K	AKDSLZWTW02	AKDSLZWTW05
0011	Samsung DDR3 64Mx16x8, 1GB,900MHz	K4W1G1646G-BC11	PD 20K	AKD5EGGT500	AKD5EGGT503
0110	Hynix DDR3 128Mx16x8, 2GB,900MHz	HST02G63BFR-11C	PD 35K	AKDSMGWTW00	AKDSMGWTW03
0111	Samsung DDR3 128Mx16x8, 2GB,900MHz	K4W2G1646G-HC11	PD 45K	AKDSMGWT500	AKDSMGWT503

		QCI	B/S
N12E-GE	IC CTRL(1005P) N12E-GE-A1(BGA)	AJ0N12E0T00	AJ0N12E0T02
N12P-GS	IC CTRL(973P) N12P-GS-A1(BGA)	AJ0N12P0T04	AJ0N12P0T13



	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (402)]
20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1% (402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (402)]








GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2 ^{11/13}
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL ^{11/13}
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL






+VGPU_CORE



SPEC	GB2-128 12P-GS	GB3-128 12E-GS
10nF ,10% X7R 0402	8	
22nF ,10% X7R 0402	3	
47nF ,10% X7R 0402	3	
100nF ,10% X7R 0402	2	22
220nF ,10% X7R 0603	3	
1uF ,10% X7R 0603	1	8
4.7uF ,10% X5R 0603	1	3
10uF ,10% X5R 0805	2	2
22uF ,10% X5R 0805	1	
47uF ,10% X5R 0805	1	2
470uF	1	







 Quanta Computer Inc. PROJECT : ZYG	
Size	Document Number DGPU Memory 2/2 (DDR3)
Date: Tuesday, February 22, 2011	Sheet 24 of 50

CRT


EV@ --- GPU only



MS@ --- iGPU & GPU Muxless




L41, L42, L43		
N12E-GE	33 Ohm	CX8PG330007
N12P-GS	47 Ohm	CX8BA470003





LVDS


EV@ --- GPU only





MS@ --- iGPU & GPU Muxless




LCD Power




Backlight Control





EV@ --- GPU
MS@ --- iGPU & GPU
Muxless




SP@ ---
MS(CS16802JB27--680ohm)
EV(CS14992FB24--499ohm)




Lid Switch (Hall sensor)




HDMI connector




ESD Protect




HDMI -detect




2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



ODD Power (SATA)



Quanta Computer Inc.


PROJECT : ZYG

Size	Document Number	Rev
	SATA-HDD/ODD	1A



Date: Tuesday, February 22, 2011 Sheet 27 of 50

MINI Wireless And Debug



12/8 Umount R386, 393, mount R 385,
387, 391 for Intel WiDi WLAN card



CODEC(ALC669X)

CENTER
MONO

CODEC/AMP Power




Quanta Computer Inc.

PROJECT : ZYG


Size	Document Number	Rev
	REALTEK ALC889X/MONO-AMP	1A

Date: Tuesday, February 22, 2011 Sheet 29 of 50


FRONT SPEAKER/HP AMP.




LINE-OUT/SPDIFO




Main SPK/Center/Subwoofer



SURR-SPK



AMO GAIN



SUBWOOFER Power(AMP)



SUBWOOFER

LFP for $f_c(-3dB)=500Hz$

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table

12/9 Update table



12/9 Update table

12/9 Update table

12/9 Update table


12/9 Update table

MIC



31


1. All component must be closed to chip.
2. APREXT(pin7) & TREXT(pin36) trace width/length: 10mil/< 250mil





1394
[FIW]



Close to Chip JMB388A




1/6 change 1394 connector fp and pin assignment




These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance (Z_o) of 110ohms.

ESATA & USB




EN	A_PRE	B_PRE	dB
0	X	X	Power down mode
1	0	0	Pre-emphasis disable
1	1	1	Pre-emphasis enable


EN	D0	D1	CH-0	CH-1
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)




To USB DB




To PWR/LAN DB




To SW DB







INT K/B




Finger-Printer




BLUETOOTH




CPU FAN




WL LED




PWR LED



HDD LED





Battery LED



Quanta Computer Inc.

PROJECT : ZYG







360mil
OCP:12A
8.5A


210mil
OCP:8A
5.23A

Ven=7.23V

OCP:12A
L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
=2.525A
Iocp=12-(2.525/2)=10.74A
Vth=10.74A*4.3mOhm=46.17mV
R(Ilim)=(46.17mV*10)/10uA
~46.17K

OCP:8A
L(ripple current)
=(9-3.3)*3.3/(2.2u*0.5M*9)
~1.9A
Iocp=8-(1.9/2)=7.05A
Vth=7.05A*14.2mOhm=100.11mV
R(Ilim)=(100.11mV*10)/10uA
=100.11K






	Dual Core (35W)	Quad Core (45W)
CPU Conver	2-Phase	3-Phase
PR202	Populated	NC
PR95	150K/F_4 (CS41502FB18)	130K/F_4 (CS41302FB00)
PR94	200K/F_4 (CS42002FB12)	158K/F_4 (CS41582FB14)
PR111	NC	5.11K/F_4 (CS25112FB15)
PR100	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)
PR106	3.4K/F_4 (CS23402FB08)	5.11K/F_4 (CS25112FB15)

	UMA (IV@) / Muxless (MS@)	External VGA (EV@)
PR63	NC	Populated
PR67	100K/F_4 (CS41002FB28)	200K/F_4 (CS42002FB12)
PR91	130K/F_4 (CS41302FB00)	NC
PR90	158K/F_4 (CS41582FB14)	NC
PR88	5.62K/F_4 (CS25622FB18)	1K/F_4 (CS21002FB24)
PR69	Populated	NC
PR70	Populated	NC

Quanta Computer Inc.
PROJECT : ZYG

Size Document Number Rev 1A
+VCC_GFX (MAX17511))
Date: Tuesday, February 22, 2011 Sheet 39 of 50




700 mils
OCP: 20A
1.05V/14A

Close to output cap


430mil
10.58A
+1.05V_VTT

$$VOUT = (1 + R1/R2) * 0.5$$




Quanta Computer Inc.
PROJECT : ZYG

Size	Document Number	Rev
	+PCH&VTT (RT8238A)	1A
Date:	Tuesday, February 22, 2011	Sheet 40 of 50



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



VCCSA
0.9 Volt +/- 2%
TDC : 4.2A
PEAK : 6A
Width : 240mil

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V


default 0.9V





Quanta Computer Inc.


PROJECT : ZYG

Size	Document Number	Rev
	VCCSA(TPS51461)	1A
Date:	Tuesday, February 22, 2011	Sheet 42 of 50










Quanta Computer Inc.
PROJECT : ZYG

Size	Document Number	Rev
	+5V_ADO (TPS51117)	1A
Date:	Tuesday, February 22, 2011	Sheet 46 of 50

Thermal protection



For EC control thermal protection (output 3.3V)




Quanta Computer Inc.


PROJECT : ZYG

Size	Document Number	Rev
		1A
Date:	Tuesday, February 22, 2011	Sheet 47 of 50

Thermal protect



Model		REV	TEXT	CHANGE LIST				
ZYGM	MB	C	2010/12/28 2010/01/05 2010/01/06 2010/01/10 2010/01/11 2010/01/12 2010/01/13 2010/01/14	Create ZYG C-stage schematics based on "ZYG_MB_REV24_1220_FINAL.DSN" Rename net name SV_DRT to BOARD_ID2 in page 10 Update part description with "ZYG_C_Desc_0105.upd" Change SWS battery reset switch PN and footprint Change CN16 1394 connector footprint and pin assignment Construct rev.C07 schematics based on rev.C02 Delete TP58, TP60 Change TP7, TP17 footprint to TP3050 Change Hole 19, 21, 20, 22, 23, 24, 25 footprint Add R716, R719 (mounted) 717, 718 (unmounted) mount R155 and unmount U11. for EC controlling charger IC behavior Delete T6, R719, mount R718, U11, unmount R155, change netname ACPWR to USB3_POWER_ON to control USB charger and-gate Use crystal 24MHz clock for USB3.0: unmount R542, R549, R555, mount R556, Y2, C715, C717 on page 33; unmount R328 on page 9 Mount Q42 for USB wake up function Change Q42 PN (for input 1.5 V > VIH 1.4V) Add R720 and connect between EC pin 20 and BATT_EN# Change USB3_POWER_ON to EC pin 113, leaving pin 109 ACPWR and T6 Add costdown solution with "C_costdown_0112.upd" Add buffers U41, U44, Q46, D42, R721, R722, RV9, RV10,) to DT_ATTACH# and DT_CHG Add reserved 0.1uF C824 for ESD concern Merge SV_DRT to BOARD_ID2 Update power schematics Adjust R353 357 360 362 363 value for LED luminance Adjust mounting and value for CPU AXG power with "Costback_0113.upd" Add 22 Ohm R723 between DT_ATTACH# and EC for ESD prevention Add RV11, reserved 100k R719, mount R246 and change from 10uF_6 to 22uF_8 in DT dongle power Change EC GPIO37 (pin72) reserved pull-high from +3V_S5 to +3VPCU Update capacitor descriptions and values with "DescUPD1.upd", "DescUPD2.upd", "DescUPD3.upd" Change R723 from 2.2 Ohm 0603 to 0 Ohm 0402 Mount R719 100k Add R724 reserved 0 Ohm Change 0 Ohm R723 from 0402 to 0603 Update 1394 CN16 PN to DFR504PR511				
		C2	2010/01/25 2010/01/26 2010/01/27	Create ZYG C2-stage schematics based on "ZYG_MB_REV24_FINAL_GARY_UPD.DSN" Change DT connector/buffer ground as DTGND and connect to GND with R725 C826 Left CN13 pin5,6 NC Change R725 from 0 Ohm to CX08T301024 (EMI CHIP FBV160808T-301Y-N (300+-25%,2A)) Update TOP/BOT with "C2_topbot_0127.upd"				
		Ramp	2010/01/31 2010/02/14 2010/02/15 2010/02/16 2010/02/17 2010/02/18 2010/02/22 2010/02/23	Create ZYG Ramp-stage schematics based on "ZYG_MB_REV24_05_0127_GARY_UPD.DSN" Change and mount D22, D31 from CY8S3M10900(0603) to CY402V0S800(0402) Unmount Q42 to disable S3 wakeup function for USB 3.0 Change U40 from AJ38LNSD0T02 to AJ38LJ4POT10 Change SWS PN to DMPATE2CK02 Change D31 back to CY8S3M10900(0603) Mount C822 for CRT Increase 1.5V by changing PR198 from 10k to 10.5k to avoid 3Dmark running hangup Change L41, L42, L43 to CX8BA470003/CX8PG330007 for M12P/M1ZE Update U36 to AL000547000 (USB power switch 2A) Change C13, C14 to CY402V0S800 (ESD varistor) Change 0-Ohm to short pad with "RampShortPadUPD0217.upd" Delete L13, L7, L45, L10, L11, L12, L17, L14, L18 Dismount PU2 Change PQ12 from A04468 to A0L1718 delete C826 change C825 PN to BC040201200 change U44 pin5 from +5V_DTPWR to +3VPCU rename net M129824580 to DT_CHG_R Add U45 Dismount R725 Add Q47 Delete RV9, RV10, RV11 Change R694 from shortpad to 0 Ohm Change L3, L4 to CX5AG601001 (600 Ohm, 300mA) Add pin7, 8 floating on CN13 Delete TP33, change DT_GND to pin3 of U45, swap pin4, 6 of U45 Rename M129824552 to DT_CHG#, add R726, Q48 Delete Q49, R726; connect DT_CHG and DT_CHG# with R726 (0 Ohm) Change R694 from 0 Ohm to 22 Ohm for EMI concern Update TOP/BOT with "TOPBOT_ramp0222.upd" Change R722 to 200k_4 (TOP) Mount C796 with 10p cap Change Q47 to A083404 MOS (TOP) TEXT				

 Quanta Computer Inc.		PROJECT : ZYG		DOC NO.		PROJECT MODEL : ZYG		APPROVED BY:		DATE:	
Change list		Rev. 1A		PART NUMBER:		DRAWING BY:		REVISION:		C	