


BOM MARK


I# INT VGA 要打
888# AUDIO 888要打
D3# DDR3 要打
ND# NON DOK 要打
NLC# NON LOW COST 要打
TPM# INT TPM
ID2# INT VGA & DDR2 要打
ED3# EXT VGA & DDR3 要打
ID3# INT VGA & DDR3 要打
ASF# ASF 要打
NCB# NON CARDBUS 要打

LOW COST


1. MINI CARD 1 SLOT
2. NON DOCK
3. NON CARDBUS
4. NON ASF
5. NON HDMI




Clock Generator



Clock Gen I2C




CPU Clock select




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Strap table




Quanta Computer Inc.
PROJECT : ZY2 & ZY6



	QCI P/N
Intel Cantiga (G)M	AJ0QT620T01
Intel Cantiga (P)M	AJ0QT780T03



<3> H_D#[0..63]



HOST

H_ADS#
H_ADSTB#_0
H_ADSTB#_1
H_BNR#
H_BPR#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3

H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4

H_RS#_0
H_RS#_1
H_RS#_2

H12
B16
G17
A9
E11
G12
E9
B10
AH7
AH6
J11
E9
H9
E12
H11
C9

J8
L3
Y13
Y1

L10
M7
AA5
AE6

L9
M8
AA6
AE5

B15
K13
E13
B13
B14

B6
E12
C8

H_ADS# <3>
H_ADSTB#0 <3>
H_ADSTB#1 <3>
H_BNR# <3>
H_BPR# <3>
H_BREQ# <3>
H_DEFER# <3>
H_DBSY# <3>
CLK_MCH_BCLK <2>
CLK_MCH_BCLK# <2>
H_DPWR# <3>
H_DRDY# <3>
H_HIT# <3>
H_HITM# <3>
H_LOCK# <3>
H_TRDY# <3>





H_DINV#[3..0] <3>
H_DSTBN#[3..0] <3>
H_DSTBP#[3..0] <3>

H_REQ#[0..4] <3>
H_RS#[0..2] <3>

Quanta Computer Inc.
PROJECT : ZY2 & ZY6






Size	Document Number	Rev
	GMCH HOST	1A
Date:	Tuesday, April 08, 2008	Sheet 5 of 40


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALL2	0 = ALL2 mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present



Impact ICH9M VCCCHDA and VCCSUSHDA supply 1.5V/3.3V

NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for iHDmi, VCCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.







GM	TDP	10.5~12W
GS	TDP	7~8W
PM	TDP	7W



Intel check list (Rev 0.8)
No description for VCC_{SM} bu
Intel CRB (Rev 0.7)
330U*1 Reserve near to power








```
Intel check list (Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB (Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm
```

```
VCC
VCC_NCTF
1210.34mA_EV
1930.4mA_IV
ME Engine
508.12mA
Total Max=2438.52mA
```









Board ID	ID3	ID2	ID1	ID0
ZY2	0	0	0	0
LOW COST	0	0	0	1
ZY6	0	0	1	0
	0	0	1	1
	0	1	0	0

Quanta Computer Inc.
PROJECT : ZY2 & ZY6


Size: Document Number:

ICH9M GPIO


Date: Tuesday, April 08, 2008 Sheet: 14 of 40


South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R346 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R400 *1K 4




201 INTEL FAE (08/17)
"Add RSMRST# isolation (important!!! See w22 Santa Rosa NOW)"
Default stuff for Teenah(Interposer) chipset
202 Intel FAE suggestion to add for to protect RTC/CMOS data from corruption when system encounters an abnormal power down sequence







SO-DIMM0
SMbus address A0




SO-DIMM1
SMbus address A2






CRT Select


CRT SWITCH




CRT CONNECTOR AND ESD



LVDS




Rev:B, Modify QCI P/N.





Rev:C, Change to 4.7U 0805



CAMERA MODULE CONNECTOR














Backlight Control



DVI-I CONNECTOR (DVI-D)





	QCI P/N
PI3VDP411LS	ALP411LS000
Ch7318A	AL007318000
PS8101	



Quanta Computer Inc.
PROJECT : ZY2 & ZY6




Size	Document Number LVDS/HDMI/CAMERA/LID	Rev 1A
Date:	Wednesday, April 09, 2008	Sheet 20 of 40

LAN





EEPROM Strapping

	SO	SI	CS#	SCLK
24c64	1	1	0	1
AT45DB011B	1	0	1	1




Low is normal, H->Turn Off 1.2V,
H(>0.7V <2.5V) ->L will internal
reset

LAN SWITCH






RJ45-11




```
9/29: change footprint
11/27 :change footprint
11/28 : R43 & R40 Change to 0805
1/31 :Rev: C change PIN define about 9,10,11 & 12
```

Transformer


Source 1: DELTA LFE9249 DB0ZR1LAN11
Source 2: Bothand GST5009 DBKN1NLAN03



BLUETOOTH MODULE CONNECTOR







MINI-CARD





MODULE 'A' TV card

MODULE 'B' Wireless card

Rev:B PIN36,38 Add USB3
PIN69 Add R536
PIN1, 53 Add R537 & R538



FOR EMI



Quanta Computer Inc.

PROJECT : ZY2 & ZY6


Size: Document Number: MINI PCI-E card/TV/TPM

Date: Tuesday, April 08, 2008


Sheet: 23 of 40

Rev: 1A


SATA HDD




2ND SATA HDD




ODD (SATA)




Speaker Amplifier




SYSTEM LINE IN/SUBWOOFER



SYSTEM LINE OUT/SPDIF



MIC





NOTE: IDSEL SELECTION!


THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS. CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.


VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127




IDSEL SELECT POWER-ON-STRAPPING
(SEE NOTE & TABLE FOR OPTIONS)






PCMCIA SOCKET




PCMCIA SOCKET




7 IN 1 CARD READER



C640 & C639 close to APVDD(pin5)
(length must under 120mil) and
trace width = 20mil, after C640,
pls put one more 0.1uF for it.




Rev: B Add. for Vendor request





Memory Card Power Supply

10/12 : BOM modify




To NEW-CARD & EXT. USB


REV:B, CN10 change footprint



REV:B, Please change PIN define.same as ZY5
CN8 change footprint



Fncion	Keyboard Matrix
E-KEY	MX0/ MY0
E-Mail	MX1/ MY0
E-WWW	MX2/ MY0
3G/TV	MX3/ MY0
Wireless	MX4/ MY0
BlueTooth	MX5/ MY0
P-KEY	MX6/ MY0
Presentation	MX5/ MY4
Lock	MX6/ MY4
Sync	MX7/ MY4



Rev:B Add CN43 For backlight KB


Rev:B Change to 圖 to 方PAD
C255,C234,C221,C199,R217,C198,R183,
R182,R174,R257,R324,R335,R334,R349,C395




Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Finger Printer



TM & AS	Y
LOW COST	N




HOLES CPU NUT (BOT)




Rev : B Add MINI NUT




MXM NUT (BOT)



MDC NUT (TOP)




Rev:B New add HOLE32
HOLE26 & 28 Change footprint








HOLE35 要搬到BOT去

USB




10/16: Change BOM




Quanta Computer Inc.
PROJECT : ZY2 & ZY6

Size	Document Number	Rev
	USB/FINGER PRINTER	1A
Date:	Wednesday, April 09, 2008	Sheet 30 of 40

INT K/B




Rev:B change footprint




Aces 88502-2641

CPU FAN




FANPW = 1.6*VSET

LED





TM & LOW COST	BEGA0017ZA0
AS	BEAB0019ZA0



Rev:B LED7 Change to SP8


LED7
LED8

CABLE DOCK



10/03: Follow ZY5
Add R7432 & R580


10/12 : BOM modify




Rev:B , change 0603 to 0402

Rev:C , change
1208 to 0805


T/P




REV:B, CN14 change footprint




Rev:B , Add



Quanta Computer Inc.
PROJECT : ZY2 & ZY6





Size	Document Number	Rev
	WPCE775C_ODG & FLASH	1A
Date:	Tuesday, April 08, 2008	Sheet 32 of 40




Input sense resistor and Constant power setting table


	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949




CELL-SET = Hi ----> Cells = VDD ---->4S
CELL-SET = Low ----> Cells = GND ---->3S


$LIM = (1/R1) * (((0.05/VREF=2.39)VACLM)+0.050)$
 $CURRNT LIMIT POINT = (90w/19v) * 0.85 = 4.026A$
 $4.026A = (1/0.02) * ((0.05/2.365)Vac1m+0.05)$
 $Vac1m = ((R3//152) / (R3//152+R2//152)) * Vref$
 $R1=adapter current sense resistnece$












for DDR3 and UMA




DDR3 -- NC



REV:B change to E@

Power Tree Table



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+VDR_SUS	GMCH, DDR
+VDR_VREF	GMCH, DDR
+VDR_VTT	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T)
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	Cardreader
+2.5V	MXM

Model	REV	CHANGE LIST	MODEL	ZY2	
				FROM	To
ZY2 MB	1A	FIRST RELEASED: E200610-3793 (PCB:)		X	1A
	1B	Page2 : Add R475 ,531 & R532 to avoid active error. (follow CK505 design guideline) Page2 : Swap SRC4 & SRC9, because NEW_CLKREQ# is only to control SRC1 or 4 Page3 : Add R540 to avoid active error. (CPU Thermal monitor) Page6 : Follow DDR3 spec R251 change to 10K. Page18 : POP C282 &C284 and RSVD. C604 for DDR3 PCB boot issue. Page18 : HDA_RST# PIN change from 151 to 134 for customer request. Page18 : Swap Net:TX0 &TX2 (RN15 & RN17) For HDMI no function issue. Page20 : Add R527 ,R528 ,R529 ,R530 ,R539 ,R148 ,R153 ,R152 ,R104 & R105 for vendor request.(HDMI level shifter) Page20 : Change HDMI SW IC (U9) & schematic Page23 : Add R536 ,R542 ,R538 ,RP57 ,R537 customer request.(MINI PCI-E card function) Page25 : add Intel Low Power ECR Solution(Audio) Page28 : Add part for D3 Enhanced (D3E).(oerd reader) Page29 : Add Keyboard LED function for customer request. Page30 : Location :C25 & C23 change to 100U & POP it for customer request.(USB) Page31 : Add D43 for customer request(FOR Dock :CRT _SENSE#) Page31 : CN12 & CN14 change footprint.(K/B & T/P CONN.) Page31 : Add C609 ,C606 & C608.(FOR DOCK : +5V & +5V_S5)		X	1A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
				1A	2A
	2A	Page19 : change U22 LVDS PWR SW IC to TI for display issue Page21 : remove 5787 schematic Page23 : Add C605 ,C70 ,C150 ,C613 &C614 for EMI request Page23 : Change CN27 CONN. & schematic for intel WL burnout issue Page25 :change U13 packing from TQFN to TDFN for vendor request		1A	2A
	2B	Page20 : Add		1A	2A
				1A	2A
				1A	2A
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2A	2B
				2B	3A
				2B	3A
				2B	3A
				2B	3A
				2B	3A
				2B	3A