



JV50 Block Diagram



SYSTEM DC/DC	
ISL62392	42
INPUTS	OUTPUTS
DCRAT00T	SV_5S (6A) 3DSV_5S (7A) SV_ADR_5S 3DSV_ADR_5S
SYSTEM DC/DC	
TPS51124	43
INPUTS	OUTPUTS
DCRAT00T	1DSV_50 (9A) 1DSV_53 (12A)
RT9026	44
1DSV_53	D0R_VREF_53 (1.1.2A)
RT9018	44
1DSV_53	1DSV_50 (2A)
TPS51117	45
DCRAT00T	FRVDD (4A)
CHARGER	
ISL88731A	47
INPUTS	OUTPUTS
DCRAT00T	BT+
CPU DC/DC	
ISL6266A	41
INPUTS	OUTPUTS
DCRAT00T	VCC_CORE (3A)
VGA CORE	
RT6202A	47
INPUTS	OUTPUTS
DCRAT00T	VGA_CORE (1A)
GFXCORE	
ISL6263A	46
INPUTS	OUTPUTS
DCRAT00T	VCC_GFXCORE (7A)

1

2

3

4

A

B

C

D

E

ICH9M Functional Strap Definition

ICH9M Embedded Controller

ICH9M I/O Controller

ICH9M Platform Design guide 22339 0.5

ICH9 EDS 642879 Rev.1.5

ICH9 EDS 642879 Rev.1.5

Montevina Platform Design guide 22339 0.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage Reversal, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal, Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of NPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO RERBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.


SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	ITPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disalbed(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default);Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default); Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 =Digital Display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G/MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.

Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CH8.A enabled. Byte 5, bit 6 controls whether CH8.A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CH8.A controls SRC0 pair (default), 1 = CH8.A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CH8.B enabled. Byte 5, bit 6 controls whether CH8.B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CH8.B controls SRC1 pair (default) 1 = CH8.B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT Allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-18, Pin13 as D0796, Pin14 as D0796 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-08
PCI_F5/ITP_EN	0 = SRC9/SRC8 1 = ITP/I796
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CH8.C enabled. Byte 5, bit 2 controls whether CH8.C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CH8.C controls SRC0 pair (default), 1 = CH8.C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CH8.D enabled. Byte 5, bit 0 controls whether CH8.D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CH8.D controls SRC1 pair (default) 1 = CH8.D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CH8.F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CH8.F controls SRC8
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CH8.G controls SRC9
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CH8.H controls SRC10


SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.


File: **Clock Generator**


Size: Document Number **JV50**

Date: Thursday, January 08, 2009 Sheet 3 of 60









CANTIGA-2M-5P-U-NF
71.CNTIG.000CANTIGA-2M-5P-U-NF
71.CNTIG.000


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 321, Taiwan, R.O.C.

File
Size Document Number
Date: Thursday, January 06, 2009

Rev
SB

Sheet 8 of 60





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File	Cantiga (5 of 6)		
Size	Document Number	JV50	Rev
Date: Thursday, January 06, 2009	Sheet	10	of 60




INT_PIR

INT_PIR

INT_PIR

INT_PIR



USB	
Pair	Device
0	USB2
1	USB3
2	USB4
3	MINI1
4	CCD
5	New Card
6	Finger Print
7	Blue Tooth
8	NC
9	USB1
10	MINIC2
11	Cardreader

No Reboot Strap	
SPKR	LOW = De High=No


BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LEP(Default)


A16 swap override strap

PCI_GNT#3	low = A16 swap override enable high = default
-----------	--

PCI_GNT#3	high = default
-----------	----------------

*Within a given well, VREF needs to be up before the corresponding 3.3V rail








High 9.2mm

DDR3 Socket


Document Number	Rev
JV50	SB
Thursday, January 08, 2009	Sheet 16 of 60





 緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN			
Size	Document Number	Rev	
JV50		SB	
Date:	Thursday, January 08, 2009	Sheet	18 of 20


Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




CRT I/F & CONNECTOR



Hsync & Vsync level shift



DDC_CLK & DATA level shift



JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File

Size Document Number


Date: Thursday, January 06, 2009

Sheet 19 of 60

Rev SB




SATA Connector



JV50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	JV50		SB
Date:	Thursday, January 08, 2009	Sheet 21 of	60

ODD Connector



JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number


Rev

JV50

SB





Date: Thursday, January 08, 2009

Sheet 22 of 60



JV50		緯創資通 Wistron Corporation	
		21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title		USB CONN	
Size	Document Number	Rev	SB
JV50			
Date: Thursday, January 08, 2009		Sheet	24 of 60

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.30mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.





JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File
Size A3 Document Number
Date: Thursday, January 06, 2009 Sheet 28 of 60


LAN CONN
JV50
Rev SB




JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



File			
Azalia codec ALC888			
Size		Document Number	Rev
A3		JV50	SB
Date		Thursday, January 06, 2009	Sheet 27 of 60



SB 1202







SB 1202





JV50



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	
AUDIO AMP	
Size	Document Number
JV50	Rev SB
Date: Thursday, January 06, 2009	Sheet 28 of 60




LINE OUT



MIC IN



SB 1202



JV50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

AUDIO jack

Document Number


JV50



Rev

SB

Thursday, January 08, 2009


Sheet 29 of 60

		Wistron Corporation 21F, 6th Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC Size Document Number		JV50 Rev	
Date: Thursday, January 08, 2009		Sheet 30 of 60	
		SB	





Mini Card Connector for LAN Laptop Column (Rev.02 and 3G)


Support debug-card



Place near MINI1



Place near MINIC2






JV50

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taichung Hsien 421, Taiwan, R.O.C.

File	MINI CARD	Rev	SB
Size	Document Number		
A3	JV50		
Date:	Thursday, January 06, 2009	Sheet	33 of 60







Internal Keyboard Connector



Cover Up Switch



Wistron Corporation	
KBC WPC773	
JW50	
Rev. 1.0	



2



JV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size

Document Number


Rev	SB
-----	----

Date: Thursday, January 08, 2009


Sheet 36 of

SB
60

TOUCH PAD




Finger printer




JV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Touch PAD and FP		
Size	Document Number	Rev
	JV50	SB
Date: Thursday, January 08, 2009	Sheet 37 of 60	










緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ISL6266A CPU CORE			
Size A3	Document Number		Rev
	JV50		SB
Date:	Thursday, January 08, 2009	Sheet 41 of	60



```
Vtrip(mV)=Rtrip(Kohm)*10(uA)
Iocp=(Vtrip/Rdson)+((1/(2*L*f))*((Vin-Vout)*Vout)/Vin))
```

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


Vout=0.758V*(R1+R2)/R2 --> PWM mode
Vout=0.764V*(R1+R2)/R2 --> Skip Mode


JV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
TPS51124 1D5V 1D05V			
Size A3	Document Number		Rev
	JV50		SB
Date: Thursday, January 08, 2009		Sheet 43 of	60







BATTERY CONNECTOR



For AFTE

51 BATA_SDA_1 >>> BATA_SDA_1
51 BATA_SCL_1 >>> BATA_SCL_1
51 BAT_IN#_1 >>> BAT_IN#_1


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title
AD/BATT CONN

Size	Document Number	Rev
	JV50	SB
Date: Thursday, January 08, 2009	Sheet 48 of 60	

SB 1208



SB 1209




JV50

緯創資通		Wistron Corporation	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 30001, Taiwan, R.O.C.			
File		EMI/Spring/Boss	
Size		Document Number	
Date: Friday, January 08, 2009		Rev	
Sheet 50 of 60		SB	

Check test point

SPKR Conn. Test Point keep on connector side




Test Point放在Dimm Door打開可量測處


FANI Conn. Test Point keep on connector side




KBI Conn. Test Point keep on connector side




DBI Conn. Test Point keep on connector side




TPCN1 Conn. Test Point keep on connector side




USB Conn. Test Point keep on connector side




PSCN1 Conn. Test Point keep on connector side



DCIN1 Conn. Test Point keep on connector side




TPCN1 Conn. Test Point keep on connector side




AMIC1 Conn. Test Point keep on connector side



BT1 Conn. Test Point keep on connector side



USBCN1 Conn. Test Point keep on connector side





SPKR_R1 Conn. Test Point keep on connector side







JV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
AFTE TP			
Size	Document Number	Rev	SB
A3	JV50		
Date: Thursday, January 06, 2009		Sheet	51 of 60

VGA N949-Q2 Consign Part : CS.43P71.005











JV50


緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File			
N10M(4/6)			
Size	Document Number	Rev	SB
AS	JV50		
Date: Thursday, January 08, 2009		Sheet	55 of 60



 Wistron Corporation 21F, 8B, Sec. 1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
N10M(5/6) MIO/ GPIO	
Size A3	Document Number JV50
Date: Thursday, January 08, 2009	Sheet 56 of 60 Rev SB







modify by NV




JV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				VRAM(1/2)			
Size	Document Number						Rev
A3	JV50						SB
Date: Thursday, January 08, 2009				Sheet	68	of	60



modify by NV



SB
All Component for NB9P-GE2

JV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	VRAM(22)	
Size	Document Number	Rev
A3	JV50	SB
Date:	Thursday, January 08, 2009	Sheet 59 of 60

