



# ZQR BLOCK DIAGRAM






## Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

## Thermal Follow Chart










Quanta Computer Inc.

PROJECT : ZQR


Size	Document Number	Rev
	Sandy Bridge 2/4	1A
Date:	Monday, May 23, 2011	Sheet 5 of 35

## POWER


**CPU Core Power**  
SNB 45W:52A  
**Spec**  
470uF/4mohm x 4  
22uF x 16  
10uF x 10




**CPU VGT**  
SNB 45W:21.5A  
**Spec**  
470uF/4mohm x  
22uF x 12




CPU VCCPL  
SNB 45W:1.5A  
Spec  
330uF/7mohm x 1  
10uF x 1



CPU-989P-rPGA




Layout note: need routing together and ALERT need between CLK and DATA



**SVID CLK**

## SVID DATA

**SVID ALERT**




**Quanta Computer Inc.**  
PROJECT : ZQR

## Sandy Bridge Processor (GND)

## Sandy Bridge Processor (RESERVED, CFG)


07



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.

PROJECT : ZQR

Size	Document Number	Rev
	Sandy Bridge 4/4	1A


Date: Monday, May 09, 2011 Sheet 7 of 35









## RTC Circuitry(RTC)




## HDA Bus(CLG)



B41 Add a MOSFET Q26,R410,R412 to separate CODE SYNC and PCH Strap signal to avoid leakage issue. 5/19




## PCH JTAG Debug (CLG)




## PCH Dual SPI (CLG)

MX25L3205DM2I-12G: AKE39FP0Z00  
W25X32VSSIG: AKE39ZP0N00





## PCH2 (CLG)




## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										







PCI/USB OC# Pull-up (CLG)





PCI/USB OC# Pull-up (CLG)



### CLK\_REQ/Strap Pin(CLG)




### SMBus/Pull-up(CLG)

**SMBus(PCH)**

# Cougar Point (GPIO,VSS\_NCTF,RSVD)

11



	DGPU_PRSENT# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot

SV\_SET\_UP

High = Strong (Default)

TEST\_SET\_UP

R136 10K 4

R120 0.4

PCH\_GPIO15

R356 1K 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

SGPIO

S\_GPIO

R135 1K/F 4

R118 100 4

MFG-TEST

MFG\_MODE

R349 10K 4

R335 0.4

VSS_NCTF_1	VSS_NCTF_15
VSS_NCTF_2	VSS_NCTF_16
VSS_NCTF_3	VSS_NCTF_17
VSS_NCTF_4	VSS_NCTF_18
VSS_NCTF_5	VSS_NCTF_19
VSS_NCTF_6	VSS_NCTF_20
VSS_NCTF_7	VSS_NCTF_21
VSS_NCTF_8	VSS_NCTF_22
VSS_NCTF_9	VSS_NCTF_23
VSS_NCTF_10	VSS_NCTF_24
VSS_NCTF_11	VSS_NCTF_25
VSS_NCTF_12	VSS_NCTF_26
VSS_NCTF_13	VSS_NCTF_27
VSS_NCTF_14	VSS_NCTF_28
	VSS_NCTF_29
	VSS_NCTF_30
	VSS_NCTF_31
	VSS_NCTF_32

GPIO Pull-up/Pull-down(CLG)

CR\_WAKER# R108 10K/F 4

SMIB# R341 10K 4

PLL\_ODVR\_EN R139 10K 4

EC\_EXT\_SMI# R278 10K 4

EC\_EXT\_SCI# R41 10K 4

STP\_PC# R354 10K 4

EC\_A20GATE R119 10K 4

EC\_RCIN# R123 10K 4

CRIT\_TEMP\_REP# R147 10K 4

dGPU\_PWROK R23 10K 4

GPIO27 R86 10K 4

FDI\_OVRVLTG R122 10K/F 4

FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI\_OVRVLTG R128 200K/F 4

DMI TERMINATION VOLTAGE OVERRIDE


Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS\_REC R134 10K 4


BIOS RECOVERY

High = Disable (Default)



Low = Enable



Cougar Point-M (POWER)




## IBEX PEAK-M (GND)








# DDR RVS 4H





Place these Caps near So-Dimm0.






# DDR\_RVS (DDR)




## CRT Switch

0\_ohm Resistor place close to Joint-Point




## CRT



Note: this video filter is a 2-pole, low-pass filter configuration with a target design cutoff frequency of ~200MHZ




C1: 10pF, C2: 22pF, C3: 10pF,

FB1: 47ohm@100MHZ, FB2: 47ohm@100MHZ




## LVDS


0\_ohm Resistor place close to Joint-Point




## LCD Power



## Backlight Control






	EV@	IV@
SP@	500 ohm	680 ohm




PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET  
AVOID STUBS TO ALL DIFFERENTIAL TRACES

## INT-HDMI


PLACE AC CAP  
CLOSE TO CONNECTOR




## HDMI CONN




```
<BOM note>
If center tap power come from internal switch
regulator
=>Stuff 52SWR@ (Default)
If center tap power come from internal LDO
=>Stuff 52LDO@
```



B27 L11 change from 0  $\Omega$  to short pad. 5/18



Active LED Pin:  
Non-overclocking=>active high




# MINI-CARD WLAN(MPC)


+3.3V: 1000mA  
+3.3Vaux: 330mA  
+1.5V: 500mA

Check LED signal. (active high or low)

H=7.0mm  
LTS AAA-PCI-046-K01



Debug



<http://mycomp.su/xl>




Quanta Computer Inc.

PROJECT : ZQR


MINI PCI-E card/TV

Size	Document Number	Rev
7	Monday, May 23, 2011	1A
Sheet	19	of 35


## MAIN SATA HDD



## ODD (SATA)



## EE RETURN-PATH CAPACITORS


**Quanta Computer Inc.**

**PROJECT : ZQR**



Size	Document Number	Rev
	<b>SATA-HDD/ODD</b>	1A
Date:	Monday, May 23, 2011	Sheet 20 of 35




### Codec(ADO)




## Mute(ADO)



### Power (ADO)




B06 Change R395,R402,R404,R408 to short pad. 5/17




Tied at one point only under  
the codec or near the codec

INT MIC array




MIC




Internal Speaker

B27 R96,R97,R98,R99 change from 0  $\Omega$  to short pad. 5/18



HP/SPDIF





# CARD READER Controller

## AU6435-GDL


### 2 IN 1 CARD READER (SD/MMC)

Main	DFHS11FR011
Second	DFHS11FR033




CTRL0, CTRL1 trace length shorter,  
and surround with GND.


The trace length difference for each card interfaces should be smaller than 500 mil




Close to connector




# LED




## USB




### BLUETOOTH CONNECTOR for 3.0




## Reserve





## USB/B




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQR</b>		Rev 1A
Size	Document Number	
<b>USB/ BT</b>		
Date:	Monday, May 23, 2011	Sheet 25 of 35

# K/B


KB Cap CP1,CP2,CP3,CP4,CP5,CP6 change to 220 PF and phase into BOM list. 5/19 B33




# HOLE



# CPU FAN








# TOUCHPAD & Switch CONN.




**Quanta Computer Inc.**  
PROJECT : ZQR

Size	Document Number	Rev
	KB/FAN/TP+FP	1A
Date:	Monday, May 23, 2011	Sheet 26 of 35









**Quanta Computer Inc.**  
**PROJECT : ZQR**  
**WPCE791 & FLASH**


Size	Document Number	Rev
		1A

Date: Monday, May 23, 2011 Sheet 27 of 35










+1.5V\_SUS  
1 Volt +/- 5%  
TDC : 10A  
PEAK : 13A  
OCP : 15A  
Width : 400mil




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V



+VCCSA  
TDC : 4.5A  
PEAK : 6A  
OCP : 7A  
Width : 180mil

OCP=7A  
Iripple=(19-0.9)\*0.9/(2.2u\*300K\*19)  
=1.299A  
Rth=14mohm\*8\*(7-0.65)/10uA  
=71.125K  
Ipeak=8.299A



**Quanta Computer Inc.**  
**PROJECT : ZQR**

Size	Document Number	Rev
	+VCCSA(RT8241A)	1A
Date:	Monday, May 23, 2011	Sheet 33 of 35



Model  ZQR MB	REV	CHANGE LIST		
	B	<p>2011/05/11 B01 remove PR22 from BOM for power up issue. B02 L5,L8,L10 Change PN to CX8BA470003.</p> <p>2011/05/16 B03 Change net closed to Audio Codec PCBEEP netname to BEEP_2</p> <p>2011/05/17 B04 Change L6,L7,L9 to 0Ω, remove C76,C96,C121 for CRT Test. B05 Add R409, remove U5, C142 for saving cost. B06 Change Bottom side 0Ω to short pad for cost, and SMT cycle time issue; R284,R295,R296,R392,R395,R401,R402,R403,R404,R408. B07 Remove R178 short pad, connect to +5V_S5. B08 Change "+VIN_VCC_CORE" net to Vin. B09 Del JP1,JP13, connect to Vin, del "+VIN_VCC_CORE" netname. B10 Del JP3, connect to Vin. Del "VCC_GT_VIN" netname. B11 Del JP9,JP10 connect to Vin. B12 Del JP11, connect to +3VPCU. B13 Del JP12, connect to +5VPCU. B14 PQ23、PQ24 change symbol from N-MOS to P-MOS</p> <p>2011/05/18 B15 Del JP14, connect to +1.8V. B16 Del JP6, connect to +3VPCU. B17 Del JP2, connect to VIN, del "VSA_VIN" Netname. B18 Del JP4, connect to +VCCSA, del "VSA_SRC" Netname. B19 Del JP15, connect to +1.05V_VTT. B20 Del JP5, connect to +1.5VSUS, del "+1.5VSUS_SRC" Netname. B21 Del JP7,JP8 connect to VIN. B22 Change "+1.5VSUS_SRC" Netname to "+1.5V_SUS". B23 Mount C70, CT1 for +Vcc core overshoot issue. B24 PR29,PR30,PR35,PR37,PR41,PR46,PR93,PR120,PR128,PR132,PR149(0_4) change from 0ohm to short-pad. B25 PR178(0_6) change from 0ohm to short-pad. <del>B26 R114,R193,R206(0_4) change from 0ohm to short-pad</del> B27 L11,PR64,PR73,PR75,R96,R97,R98,R99,R133,R166(0_6) change from 0ohm to short-pad.</p> <p>2011/05/19 B28 Page 20 +1.5V_SUS mount C149,C182,C160,C175,C249,C250,C257,C445,C444 Cap for EMI B29 Page 20 +3V C347,C341,C55,C303,C449,C275,C453,C459 Change to 100PF for EMI. B30 Page 20 +5V C496,C437,C460,C232,C304,C454 change 100PF for EMI. B31 Page 20 +5V_S5 C489,C289 change 100PF for EMI. B32 Page 20 +VCC_CORE C47 change 100PF for EMI. B33 KB Cap CP1,CP2,CP3,CP4,CP5,CP6 change to 220 PF and phase into BOM list for EMI. B34 BOT layer +VCC_GFX add 100pf x 3 C499,C500,C501 for EMI. B35 BOT layer +1.8V Add 100pF X2 C502,C503 for EMI. B36 TOP layer +1.8V Add 100pF X2 C506,C507 for EMI. B37 TOP layer +1.5V Add 100pF X2 C504,C505 for EMI. B38 USB C.M Chock L12,L13,L14 Phase into BOM list, cancel 0Ω R166,R167,R174,R175,R201,R202 for EMI. B39 PR4 4.7ohm / PC5 100pf phase into BOM list for EMI. <del>B40 Change R266 from 220 to short pad</del> B41 Add a MOSFET Q26,R410,R412 to separate CODE SYNC and PCH Strap signal to avoid leakage issue. B42 Change R216,R221 from 56Ω to 47Ω for ACER SPEC. B43 Change 0Ω R5,R6,R210,R211,R225,R230 to short pad, remove CMC L1,L15,L20 for SMT. B44 Change CMC L12,L13,L14 PN from "DC09004A014" to "CX1HN900000". B45 Remove C315 for cost issue.</p> <p>2011/05/20 <del>B46 R393,R187 change from short pad to 0Ω</del> B47 Del short pad R114, connect to PCIE_CLKREQ_IAN#. B48 Del short pad R206, connect to MIC1-VREF0-L. <del>B49 Del short pad R284, connect to ME_WB#</del> B50 Del short pad R401, connect to PLTRST#. B51 Del short pad R403, connect to HP_MUTE#. B52 Del short pad R386, del netname ACZ_SDINO_R, connect to ACZ_SDINO. B53 Del short pad R133,R168, connect to GND. B54 Del C442.</p> <p>2011/05/23 B55 PR139 changes from 1.33Kohm(CS21332FB11) to 1.58Kohm(CS21582FB00). B56 PR130 changes from 2.55Kohm(CS22552FB01) to 2.49Kohm(CS22492BB00). B57 PC99、PC103 change from 33nf(CH3334K1B00) to 0.1uf(CH4104K9B03).</p>		
3C				

 PROJECT : ZQR Change list Date: Monday, May 23, 2011	DOC NO.	PROJECT MODEL : ZQR	APPROVED BY:	DATE: 2011/05/09
		PART NUMBER:	DRAWING BY:	REVISION: 1A