



ZQG SYSTEM DIAGRAM



[illegible]

Power Sequence



Hudson M1 SM BUS


SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal

This page is different AMD Nile

GPU










Quanta Computer Inc.



PROJECT : ZQG




Size	Document Number	Rev
	ONTARIO MEM & PCIE I/F(1/3)	1A



Date: Monday, November 01, 2010 Sheet 3 of 41














PCIE_VDDR	11
+3V_S5	9,10,11,12,22,28,29,30,33
+3VPCU	20,29,30,31,32,33,39
+5VPCU	33,34,35,40




This page is different AMD Nile expect RTC circuit

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U41




INTRUDER_ALERT# Left not connected (Southbridge has 50-kohm internal pull-up to VBAT).

System PWR_OK(CLG)



GPIO200	GPIO199
H,H = Reserved	H,L = SPI ROM (DEFAULT)
L,H = LPC ROM	L,L = FWH ROM

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.






OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need



PCI_CLK4 CPU/NB HT Clock Selection
0 V - Reserved.
3.3 V - Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN is
configured for external clock generator mode.

REQUIRED STRAPS


	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (Default)	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM	

VDDIO_AZ 11
+3V 4,5,6,7,9,10,11,16,17,20,21,23,25,26,29,30,31,33,34,35,36,37,38,39,40
+3V_S5 8,9,10,11,22,28,29,30,33

12

DEBUG STRAPS

HUDSON-M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





Quanta Computer Inc.


PROJECT : ZQG


Size	Document Number	Rev
	HUDSON STRAPS/PWRGD(5/5)	1A
Date:	Monday, November 01, 2010	Sheet 12 of 41

U15A

3 PEG_TXP[3..0]  PEG_TXP[3..0]

3 PEG_TXN[3..0]  PEG_TXN[3..0]

3 PEG_RXP[3..0]  PEG_RXP[3..0]



3 PEG_RXN[3..0]  PEG_RXN[3..0]



PEG_TXP3 AA38 PCIE_RX0P
PEG_TXN3 Y37 PCIE_RX0N



PEG_TXP2 Y35 PCIE_RX1P
PEG_TXN2 W36 PCIE_RX1N



PEG_TXP1 W38 PCIE_RX2P
PEG_TXN1 V37 PCIE_RX2N



PEG_TXP0 V35 PCIE_RX3P
PEG_TXN0 U36 PCIE_RX3N



 U38 PCIE_RX4P
 T37 PCIE_RX4N



 T35 PCIE_RX5P
 R36 PCIE_RX5N



 R38 PCIE_RX6P
 P37 PCIE_RX6N



 P35 PCIE_RX7P
 N36 PCIE_RX7N



 N38 PCIE_RX8P
 M37 PCIE_RX8N



 M35 PCIE_RX9P
 L36 PCIE_RX9N



 L38 PCIE_RX10P
 K37 PCIE_RX10N

 K35 PCIE_RX11P
 J36 PCIE_RX11N




 J38 PCIE_RX12P
 H37 PCIE_RX12N

 H35 PCIE_RX13P
 G36 PCIE_RX13N

 G38 PCIE_RX14P
 F37 PCIE_RX14N

 F35 PCIE_RX15P
 E37 PCIE_RX15N

8 CLK_PCIE_VGAP AB35
8 CLK_PCIE_VGAN AA36

 AJ21
 AK21
 AH16

PCIE_RST_VGA# AA30

For Madison and Park
the PWRGOOD ball must
be connected to ground

R76 SW@10K 4

SW@SEYMOUR_M2

PCI EXPRESS INTERFACE

CALIBRATION

PCIE_CALRP

PCIE_CALRN

Y30 R130 SW@1.27K/F 4

Y29 R135 SW@2K/F 4

C04

+1V_GPU

C04

C04

C04

C04

C04

C04

C04

C04

C04

C04


C04

C04

C04

C04

C04



Quanta Computer Inc.

PROJECT : ZQG





Size	Document Number	Rev
	SeymourPCIE 1/6	1A
Date:	Monday, November 01, 2010	Sheet 13 of 41


GPU Power-on sequence


- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK

1.8V GPIO

3.3V GPIO








NOTE : DPD is NA on Park,Robson and Seymour.


DP mode
(1.8V@300mA DPEF_VDD18)
LVDS mode
(1.8V@440mA DPEF_VDD18)

DP mode
(1.0V@220mA DPEF_VDD10)
LVDS mode
(1.0V@240mA DPEF_VDD10)




Support BACO Mode

BACO MODE : Board ID / BACO part / Del Ra



PIN STRAPS



C08 : to slove the HDMI issue , remove R112,R118 from BOMs

Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

C02 : to slove the Power DVD issue , setting size to 256MB

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1:0]	HSYNC VSYNC	00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	00	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	Total Memory Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	ZQE/G
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW05 (64M*16)	1GB (900 Mhz)	1	1	0	V
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1GB (800 Mhz)	1	0	0	V
	H5TQ2G63BFR-12C	AKD5MGGTW03 (128M*16)	2GB	1	1	1	V
Samsung	K4W1G1646G-BC11	AKD5EGGT503 (64M*16)	1GB	0	1	0	
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1GB (800 Mhz)	0	0	0	V
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1	

Thermal Sensor




Address ID: 98H




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

OPTION SIGNAL FROM NB to LVDS/CRT for UMA



4 INT_EDIDCLK
4 INT_EDIDDATA
4 INT_TXLCLKN
4 INT_TXLCLKP
4 INT_TXLOUTN0
4 INT_TXLOUTP0
4 INT_TXLOUTN1
4 INT_TXLOUTP1
4 INT_TXLOUTN2
4 INT_TXLOUTP2



PT3661-BB (PLC) : AL0003661003
ME268-002 (FCE) : AL000268000

[illegible]


HDMI SDVO I2C Control



HDMI HPD SENSE (HDM)


23

UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin




HDMI (HDM)

Close to HDMI Connector




DIS
Stuff 499 ohm CS14992FB24




EMI reserve for HDMI(EMC)

Close connector



HDMI PORT (HDM)



C09 : Del D26 to solve HDMI issue.




Quanta Computer Inc.


PROJECT : ZQG

Size	Document Number	Rev
	HDMI	1A
Date:	Monday, November 01, 2010	Sheet 21 of 41


Giga-LAN AR8151



TRANSFORMER(LAN)




RJ45(LAN)




MINI-CARD WLAN(MPC)

Check LED signal. (active high or low)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




Debug




MINI-CARD WLAN(MPC)

Check LED signal. (active high or low)


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




500mA, 25mil



SATA HDD




SATA ODD




CARD READER Controller

2 IN 1 CARD READER (MMC)

30





Main	DFHS11FR011
Second	DFHS11FR033





Close to CNxx pin 14 & pin23
4.7u CAP close to pin23


```
5/10 change Card Redaer conn
footpirnt sdcard-sdsn09-08-xa-11p-smt
```




Codec(ADO)





MIC




Internal Speaker




HP




INT. USB(USB)




EXT. USB(USB)



BLUETOOTH V2.1 CONN(BTM)




BLUETOOTH V3.0 CONN(BTM)




Quanta Computer Inc.
PROJECT : ZQG

Size	Document Number	Rev
	USB/BT	1A
Date:	Monday, November 01, 2010	Sheet 28 of 41


EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)





HOLE(OTH)



mini PCI



cpu




CPU nut PN : FBBU1001010 x 3 @ SHOLE1~3

**Quanta Computer Inc.**


PROJECT : ZQG

Size	Document Number	Rev
	29 -- LED/ EMI/ Screw Hole& Nut	1A
Date:	Monday, November 01, 2010	Sheet 29 of 41


K/B(KBC)



CPU FAN(THM)




TOUCHPAD BOARD CONN(TPD)



Power Sequence

0903--Add Connecotr




Quanta Computer Inc.

PROJECT : ZQG



Size	Document Number	Rev
	30 -- KB/TP/FAN	1A

Date: Monday, November 01, 2010 Sheet 30 of 41



EC(KBC)



PW JACK (65W)
dgjk-2dc2003-000111-3p-v




Item	Color	QCI P/N
65W	Yellow	DFPJ06MR012
90W	Blue	DFPJ06MR013



Add ESD diode base on EC FAE suggestion


ISL88731 thermal pad
tie to Pin12

**Quanta Computer Inc.**

PROJECT : ZQG


Size	Document Number	Rev
Charger(ISL88731A)		1A

Date:	Monday, November 01, 2010	Sheet	32	of	41
-------	---------------------------	-------	----	----	----



C13

change PR169 PN from 0ohm to 430kohm for timing issue



$$VOUT = (1 + R1/R2) * 0.75$$

$$\begin{aligned} TON &= 3.85p * RTON * Vout / (Vin - 0.5) \\ \text{Frequency} &= Vout / (Vin * TON) \\ TON &= 3.85p * 1M * 1 / (Vin - 0.5) \\ \text{Frequency} &= 1 / (0.0036767) = 272K \end{aligned}$$

$$\begin{aligned} \text{AO4710 } R_{dson} &= 11.7 \sim 14.2m\Omega \\ L(\text{ripple current}) &= (19 - 1) * 1 / (1u * 272k * 19) \\ &\sim 3.483A \\ R_{th} &= 14.2m\Omega * (10 - 1.741) / 20uA \\ &= 5.863K\Omega \end{aligned}$$



Quanta Computer Inc.


PROJECT : ZQG

+1V(G5602)


Size	Document Number	Rev 1A
------	-----------------	--------


Date: Monday, November 01, 2010 Sheet 36 of 41

+SMDDR_VREF
TDC : 0.08A
PEAK : 0.1A
Width : 10mil




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF






C03




for PX4.0 function (BACO)




C03



C03



Thermal protection



Quanta Computer Inc.

PROJECT : ZQG

Size	Document Number	Rev
		1A

Discharge /Thermal protection

Date: Monday, November 01, 2010 Sheet 40 of 41

MODEL	REV	CHANGE LIST	Model	ZQE/G M/B BOARD	
			Page	From	To
ZQE/G M/B	3A	C01	1	1A	3A
		C02 PAGE18 : to slove the Power DVD issue , setting size to 256MB	2	1A	3A
		C03 PAGE39 : add PR210,PC157,PQ61,PR198,PR200,PR199,PQ60,PC156,PQ69 for GPU +1V power source .	3	1A	3A
		changed control net from HWPG_1V to PG_GPUIO_EN	4	1A	3A
		C04 PAGE13 : change the power source from +1V to +1V_GPU	5	1A	3A
		C05 PAGE14 : change the power source from +1V to +1V_GPU	6	1A	3A
		C06 PAGE16 : change the power source from +1V to +1V_GPU	7	1A	3A
		C07 PAGE17 : change the power source from +1V to +1V_GPU	8	1A	3A
		C08 PAGE18 : to solve the HDMI issue , remove R112,R118 from BOMs	9	1A	3A
		C09 PAGE21 : Del D26 to slove HDMI issue.	10	1A	3A
		C10 PAGE26 : net PCBEEP connects with U11 by 10k ohm for AC pulg in /out function.	11	1A	3A
		C11 PAGE31 : Both MXM_SMCLK12 / MXM_SMDATA12 should be pull up to +3V by 10k ohm.	12	1A	3A
		C12 PAGE35 : stuff 10k ohm	13	1A	3A
		C13 PAGE36 : change PR169 PN from 0 ohm to 430K ohm for timing issue.	14	1A	3A
		C14 PAGE36 : stuff 10k ohm	15	1A	3A
		C15 PAGE36 : change PR75 PN from 3.57k to 3.65k	16	1A	3A
		C16 PAGE38 : remove PQ27 for cose down.	17	1A	3A
		C17 PAGE38 : remove PQ27 for cose down.	18	1A	3A
		C18 PAGE5 : Add C674 to reduce CRT noise.	19	1A	3A
		C19 PAGE5 : del R100 , add L58 to reduce CRT noise.	20	1A	3A
			21	1A	3A
			22	1A	3A
			23	1A	3A
			24	1A	3A
			25	1A	3A
			26	1A	3A
			27	1A	3A
			28	1A	3A
			29	1A	3A
			30	1A	3A
			31	1A	3A
			32	1A	3A
			33	1A	3A
			34	1A	3A
			35	1A	3A
			36	1A	3A
			37	1A	3A
			38	1A	3A
			39	1A	3A
			40	1A	3A
			41	1A	3A
Note :					
1. Remove Jumper : JP7,JP11,JP1,JP2,JP3,JP4,JP5,JP6,JP8,JP9,JP10,JP12,JP13,JP14,JP15,JP16,JP17,JP18					
Quanta Computer Inc. ZQE/G		PROJECT: ZQE/G	PCBA NO.	REV: 3A	DOC. NO :
		APPROVED BY : Johnny O	CHECK BY : Darren Liao	DRAWING BY : Kenneth Huang	DATE :10/18/2010
		SHEET 1			