

<http://laptopblue.vn/>

# Compal confidential

## Schematics Document


Mobile AMD S1G3 CPU with ATI  
RS880M(NB) & SB710(SB) core logic

2009-03-15

REV:0.3

機 等 密	硬體二部
	產出人員
	產出日期
	解密日期


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	0.3
				Date:	Monday, March 16, 2009	Sheet 1 of 56



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	2 of 56
				Rev	0.3

 : means Digital Ground

 : means Analog Ground

 Layout Notes

Please see VGA@ as no install. No support RX780M.

 : Question Area Mark.(Wait check)

\*\*\* as default BOM setting

\*PA@ : means install when Ripley PA.

PR@ : means install when Ripley PR.

RM@ : means install when Rachman.

\*RP@ : means install when Ripley.

SIDE@ : means install when SidePort support.

@ : means just reserve , no build

45@ : Install when 45 level Assy

R3 NB and SB: RS780R3@,SBR3@  
R1 NB and SB: RS780R1@,SBR1@

1.1

For Riply PA-> PA@, RP@,RPZ@  
For Riply PR-> PR@, RP@, PRM@,RPZ@  
For Rachman UMA-> RM@, PRM@,RMZ@


2.0

For Riply PA-> PA@/RP@/RPZ@  
For Rachman UMA-> RM@/PRM@/RMZ@

1.0/1.0a


For Riply PA-> PA@, RP@  
For Riply PR-> PR@, RP@, PRM@  
For Rachman UMA-> RM@, PRM@

PCB for 1.0/1.0a




RP11@,RM11@:For 1.A PCB  
RP10@,RM10@:For 1.0 PCB.


RS780




SB700



PCB for 1.1



PCB for 2.0



SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR CPU & ADM1032	SODIMM I / II	CLK CHIP	MINI_CARD Slot 2	LCD	HDMI	G-Sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	V <sub>CPU</sub>	X	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V <sub>ADM1032</sub>	X	X	X	X	X	X
I2C_CLK I2C_DATA	RS780M	X	X	X	X	X	X	X	V	X	X
DDC_CLK0 DDC_DATA0	RS780M	X	X	X	X	X	X	X	X	V	X
DDC_CLK1 DDC_DATA1	RS780M	X	X	X	X	X	X	X	X	X	X
SCL0 SDA0	SB700	X	X	X	X	V	V	X	X	X	X
SCL1 SDA1	SB700	X	X	X	X	X	X	V	X	X	X
SCL2 SDA2	SB700	X	X	X	X	X	X	X	X	X	V
SCL3 SDA3	SB700	X	X	X	X	X	X	X	X	X	X

## Voltage Rails

O MEANS ON X MEANS OFF

power plane	State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE  +VGA_CORE +2.5VS +1.8VS +1.2VS +0.9VGA
S0		O	O	O	O
S1		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

## I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	10100000
DDR SO-DIMM 1	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010

## EC SM Bus1 address

## EC SM Bus2 address



Device	HEX	Address	Device	HEX	Address
Smart Battery	16H	0001 011X b	CPU	98H	1001 100X b
24C16	A0H	1010 000X b	ADI1032-2 CPU	9AH	1001 101X b

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	0.3
				Date:	Monday, March 16, 2009	Sheet 3 of 56


Notes List

<10> H\_CADIP[0..15] H\_CADIP[0..15]  
<10> H\_CADIN[0..15] H\_CADIN[0..15]

H\_CADOP[0..15] H\_CADOP[0..15] <10>  
H\_CADON[0..15] H\_CADON[0..15] <10>















### PWM Fan Control circuit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	4 of 56
				Rev	0.3


## Processor DDR2 Memory Interface






# VDD (+CPU\_CORE) decoupling.

01/18 Change the net name from +CPU\_CORE\_1 to +CPU\_CORE\_0




Tigris platform will be 4A




3A/120mil/6vias

01/18 Change the net name from +CPU\_CORE\_1 to +CPU\_CORE\_0


<http://laptopblue.vn/>




## VDDIO decoupling.



## +CPU\_CORE\_NB decoupling.



## VTT decoupling.




Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	AMD CPU SIG2 PWR & GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number LA-4117P
				Rev 0.3
				Date: Monday, March 16, 2009
				Sheet 7 of 56






Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title <b>DDRII SO-DIMM 0</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	0.3
				Date:	Monday, March 16, 2009	Sheet 8 of 56






Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/08/02				Title			
				Deciphered Date				2008/08/02			
								DDR II SO-DIMM 1			
								LA-4117P			
								Rev 0.3			
								Monday, March 16, 2009			
								Sheet 9 of 56			





NEED CHECK R68 & R69 WITH AMD




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED DISCLOSURE OR USE OF THIS INFORMATION IS STRICTLY PROHIBITED AND WILL BE PUNISHED BY THE LAW.				RS880-HT/PCIE	
Size	Custom	Document Number	LA-4117P	Rev	0.3
Date	Monday, March 16, 2009	Sheet	10	of	56



R	Veri-Bright	Non Veri-Bright
R73		@
R1072		@
R1085	@	
R1086	@	


Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date		2007/08/02		Deciphered Date		2008/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				<b>RS880 VEDIO/CLK GEN</b>			
				Size Custom	Document Number <b>LA-4117P</b>		Rev 0.3
Date: Monday, March 16, 2009				Sheet 11 of 56			





Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	RS880 PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.3
				Date: Monday, March 16, 2009	Sheet 13 of 56

## RS780 DFT\_GPIO5 mux at CRT\_VSYNC pull low to 3K



## DFT\_GPIO5:STRAP\_DEBUG\_BUS\_GPIO\_ENABLEb

Enables the Test Debug Bus using GPIO.  
1 : Disable (RS780) Enable (RX780)  
0 : Enable (RS780) Disable (RX780)  
PIN: RX780:NB\_TV\_C; RS740: RS740\_DFT\_GPIO5; RS780: VSYNC#



RS780 DFT\_GPIO1 <11> SUS\_STAT\_R# <11,19,25,26,27,32,33> PLT\_RST#


RX780 DFT\_GPIO1 mux at GREEN(Ball E18) and change pull low form 150 to 3K.

## DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use Default values if not connected  
RS740/RX780: DFT\_GPIO1 RS780:SUS\_STAT



RS780 use HSYNC to enable SIDE PORT (internal pull high)





## DFT\_GPIO0:STRAP\_DEBUG\_BUS\_PCIE\_ENABLEb


RX780: Enables the Test Debug Bus using PCIE bus  
1 : Disable ( Can still be enabled using nbcfg register access )  
0 : Enable

RS740/RX780: Enables Side port memory ( RS780 use HSYNC#)  
1. Disable (RS740/RX780)  
0 : Enable (RS740/RX780)



Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	RS880 STRAPS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	0.3
				Date:	Monday, March 16, 2009	Sheet 14 of 56



Routing the trace at least 10mil



EMI Caps for single end clock.




SEL_SATA	1	configure as SATA output
	0	configure as normal SRC(SRC_6) output
* default		

27M_SEL	1	configure as 27M and 27M_SS output
	0	configure as SRC_7 output
* default		

Use voltage divider resistor R379 & R380 to pull low

NB_OSC_14.318M	1	configure as single-ended 66MHz output
	0	configure as differential 100MHz output
* default		




NB CLOCK INPUT TABLE

NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/08/02				Clock generator			
Deciphered Date				2008/08/02				LA-4117P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date				Monday, March 16, 2009				Sheet 15 of 56			







## CRT CONNECTOR




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	0.3
				Date:	Monday, March 16, 2009	Sheet 16 of 56







03/07 Chagnge R315, R307, R173, R297, R172, R304, R139, R141 from 750 ohm to 715 ohm.




MP:Update D10 to meet HDMI.




## HDMI Connector







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date:	Monday, March 16, 2009
				Sheet	18 of 56
				Rev	0.3






For SB700 All divider to  
1.8V for RS & RX780



03/05 Add SSC circuit for HDA\_BITCLK.



SB700

Part 4 of 5

ACPI / WAKE UP EVENTS

USB MISC


GPIO

USB OC

HD AUDIO

INTEGRATED uC

INTEGRATED uC



Touch Screen (delete)

USB-11 New Card

USB-10 MiniCard(TV or WWAN)

USB-9 Card Reader (delete)

USB-8 MiniCard(WLAN)

USB-7 Fingerprint

USB-6 Bluetooth

USB-5 USB Camera

USB-4 Left side


USB-3 Dock

USB-2 Left Side

USB-1 Right side

USB-0 Right side (S/W Debug Port)


Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	SB710 USB/AC97	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	20 of 56
				Rev	0.3








	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	AZ_RST_CD#	LPC_CLK1	RTC_CLK	LPC_CLK0	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC  DEFAULT	EC ENABLED	Internal pull up H,H = Reserved  H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT  DEFAULT	CLKGEN DISABLED  DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	




## DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]


	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




## HDD Connector











## Multi-Bay Connector-option



## CD-ROM Connector









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date:	Monday, March 16, 2009
				Sheet	24 of 56
				Rev	0.3



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>RTL8111C/8102E 10/100/1000 LAN</b>	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Document Number <b>LA-4117P</b>	
Date:	Monday, March 16, 2009	Sheet	25 of 56		

AN <http://laptopblue.vn/> Mini Card Slot 1---TV tun





### Power Circuit

D3 Normal 30mA Deepest 3mA

U23

APVDD

APV18

TA V33

58mA

1mA

45mA

DV33

DV33

DV18

DV18

MDIO0

MDIO1

MDIO2

MDIO3

MDIO4

MDIO5

MDIO6

MDIO7

MDIO8

MDIO9

MDIO10

MDIO11

MDIO12

MDIO13

MDIO14

NC

NC

NC

APGND

GND

GND

GND

GND

GND

GND

GND




GND

GND

GND

GND

GND



### Power Circuit

D3 Normal 30mA Deepest 3mA

U23

APVDD

APV18

TA V33

58mA

1mA

45mA

DV33

DV33

DV18

DV18

MDIO0

MDIO1

MDIO2

MDIO3

MDIO4

MDIO5

MDIO6

MDIO7

MDIO8

MDIO9

MDIO10

MDIO11

MDIO12

MDIO13

MDIO14

NC

NC

NC

APGND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


White LED: VF=3V, IF = 10mA, Res = 200 ohm

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	PCI-E I/F Card Reader-JM385	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	27 of 56
				Rev	0.3




GAIN0	GAIN1	Av (inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



## SPEAKER



## INTMIC IN



## Audio/B & CIR




## HP OUT For M/B

## HP OUT For Docking

Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	LA-4117P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.3
Date:	Monday, March 16, 2009	Sheet	29 of 56	




## ACCELEROMETER




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	30 of 56
				Rev	0.3



<http://laptopblue.vn/>




Pipely 2.0 will support 16Mb SPI ROM  
SPI Flash (16Mb\*1)



Need add back R221 if no ext BIOS design U30 install.

### LPC Debug Port



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4117P Rev 0.3
Date: Monday, March 16, 2009				Sheet	32 of 56

http://laptopblue.vn/

1/19 Change EC P/N to D3 version

02/22 Add R1076, C1104 and R1077 for EMI request.

Please close to EC.

EC DEBUG port

02/15 Remove JP34 and reserve R1068 for EC debug.

Keyboard Connector


For EMI

KB Back Light Conn

Need 4.7uf for 926 C version


Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2020/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	33 of 56
				Rev 0.3	

# ON/OFF Button Connector




# MDC 1.5 Conn.


9/20 SP01000J100  
9/20 STANDOFF (H= 5.0 mm) ES000000800




# HDD/G-Sensor LED



# TouchPAD ON/OFF LED




# Battery Charge LED





White LED: VF=3V, IF = 10mA, Res = 200 ohm  
Amber LED: VF=1.8V, IF = 8mA, Res = 390 ohm

# WLAN and BT LED inform pin to KBC




# 02/22 Reserve for EMI request.




Please close to JP36

# SWITCH BOARD.



11/11 Del reserved LDO for ENE cap board

# Reed switch BOARD.





Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-4117P
				Date	Monday, March 16, 2009
				Sheet	34 of 56


Compal Electronics, Inc.

TP,MDC,ON/OFF,S/W,LED,Reed


Rev 0.3




```
<29> GND_A_DOCK_1 GND_A_DOCK_1
<29> GND_A_DOCK_2 GND_A_DOCK_2
```




**+5VALW TO +5VS**





**+3VALW TO +3VS**




**+1.8V TO +1.8VS**




**+1.2VALW TO +1.2V\_HT**



**Discharge circuit**




Change to +3VL(same as EC) to avoid leakage




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	DC/DC Circuits	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4117P
				Date:	Monday, March 16, 2009
				Sheet	36 of 56





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	<b>DC Connector/CPU OTP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				<b>LA-411P</b>	
Date:	Monday, March 16, 2009	Sheet	37	of	56






Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4111P Rev 0.1
Date:	Monday, March 16, 2009	Sheet	39 of 56		







Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4111P
				Date	Monday, March 16, 2009
				Sheet	42 of 56
				Rev	0.1



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date		2007/08/02		Deciphered Date		2008/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				<b>CPU CORE</b>			
				Size	Document Number	Rev	
Custom	LA-411IP	0.1					
Date:	Monday, March 16, 2009	Sheet	43	of	56		



Version Change List ( P. I. R. List ) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	DC Connector /CPU_OTP	9/29	Compal	for Layout	PL3 change the value from SMB3025500YA_2P to HCB2012KF-121T50_0805 and add PL4 the same of the value.	
2	41	1.1VSP/1.2VALWP	9/29	Compal	HW request	PC508 and PC511 change the value from 220U_6.3VM_R15 to 220U_D24VY_R25M	
3	41	1.1VSP/1.2VALWP	9/29	Compal	HW request	Add PJP503	
4	43	CPU_CORE	9/29	Compal	HW request	PC202 change the value from 220U_6.3VM_R15 to 220U_D24VY_R25M	
5	43	CPU_CORE	9/29	Compal	TI FAE suggested that after he review the layout.	Add PC241、PC242、PC243, and the value are 1000P_0402_50V7K. Reserve PC244、PC245、PC246、PC247, and the value are 1000P_0402_50V7K.	
6	43	CPU_CORE	9/29	Compal	TI FAE suggested that after he review the layout.	Add PJP201、PJP202	
7	38	Charger	9/29	Compal	the footprint is wrong	Change the footprint of PR102	
8	37	DC Connector /CPU_OTP	10/08	Compal	for Layout	These two choke are parallel ,it's not series.	
9	38	Charger	10/08	Compal	the footprint is wrong	Change the footprint of PR102	
10	40	1.8VP	10/08	Compal	PWR request	Delete PC410 and PC411	
11	41	1.1VSP/1.2VALWP	10/08	Compal	PWR request	Add PR517、PR518	
12	37	DC Connector /CPU_OTP	11/01	Compal	PWR request	Add PD4、PC12	
13	37	3.3VALWP/5VALWP	11/01	Compal	for Layout	change PQ301, Cencel PQ303	
14	43	CPU_CORE	11/02	Compal	EMI request	Add PC248, PC249, PC250	
15	37	3.3VALWP/5VALWP	11/12	Compal	for Layout	Change PC310, add PC319	
16	37	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to ACOFF	
17	43	CPU_CORE	12/31	Compal	Vendor request	Change PR221 and PR231 to 16.6K_ohm Change PR217 and PR233 to 4.02K_ohm Change PR223 to 17.8K_ohm Change PR224 to 100K_ohm	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	1.C
				Date:	Monday, March 16, 2009	Sheet 44 of 56

Version Change List ( P. I. R. List ) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
18	38	Charger	01/08	Compal	EMI request	Add PC128 220pF	
19	37	DC Connector /CPU_OTP	01/09	Compal	AC LED change to KBC control	AC_LED# connect to KBC pin 97	
20	37	3.3VALWP/5VALWP	01/14	Compal	for layout	Change PC309 to D size and add PC320	
21	38	Charger	02/27	Compal	EMI request	CHG_B+ Add 1200pF and 330pF	
22	43	CPU_CORE	02/27	Compal	EMI request	CPU_B+ Add 1800pF*2 2200pF*1 and 390pF*2	
23	37	3.3VALWP/5VALWP	02/27	Compal	EMI request	B+ Add 2200pF and 390pF	
24	37	DC Connector /CPU_OTP	02/27	Compal	EMI request	VIN Add 2200pF and 390pF, ADPIN add 820pF	
25	37	3.3VALWP/5VALWP	02/27	Compal	Change OTC shun down pin.	Change OTC shun down pin to PU301 pin13.	
26	43	CPU_CORE	03/04	Compal	Change high-side MOS for WWAN issue	Change PQ203 and PQ206 to powerpak	
27	43	CPU_CORE	03/04	Compal	HW request	add H_PWRGD control net	
28	37	DC Connector /CPU_OTP	04/02	Compal	AC LED issue	Chaange AC_LED# pull high to +3VL	
29	43	CPU_CORE	04/24	Compal	acoustic noise	Add PC262	
30	37	DC Connector /CPU_OTP	04/24	Compal	HW CPU thermal protection change to 95 +-3 degree C	Chaange PR12 to 2.21K_ohm	
31	37	1.1VSP/1.2VALWP	05/23	Compal	+1.2VALW leakage	Add PR519	

Security Classification		Compal Secret Data		Title	
Issued Date		2007/08/02	Deciphered Date	2008/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4117P
				Date: Monday, March 16, 2009	Rev 1.C
		Sheet 45	of 56		

Version Change List ( P. I. R. List ) for HW / Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	25	LAN	10/29	HW	Change LAN Chip U20 from Marvell 88E8042 to Realtek RTL8102EL	Update the LAN Design page and support circuit	0.2
2	25	LAN	10/29	HPQ	Add POE(Power Over Ethernet) design	Update the LAN Design page and support circuit	0.2
3	16	CRT	10/29	HW	CRT can not display	Change the CRT Conn. signals connection first. Wait correct symbol for fix	0.2
4	29	Audio	10/30	HW	Speaker no sound	Add R973(10K_0402) to +3VALW on HP_DET#	0.2
5	4	FAN	11/01	HW	FAN Conn. not correct part	Change JP2 PCB Footprint from ACES_85204-02001_2P to ACES_88231-02001_2P	0.2
6	29	Speaker	11/01	HW	Speaker Conn. not correct part	Change JP20 PCB Footprint from ACES_85204-04001_4P to ACES_88231-04001_4P	0.2
7	34	MDC	11/01	HW	MDC Conn. not correct part	Change JP20 PCB Footprint from ACES_88018-124G_12P to ACES_88020-12101_12P	0.2
8	11,35	TV_OUT	11/05	HW	TV_OUT Function no support	Del R59,R60,R61,R115,R116,R117 and TV_OUT related design.	0.2
9	11,21	NB/SB Thermal	11/05	HW	NB Thermal Function no support (locate too far)	Cancel NB_THERMAL_DA/DC connection between NB and SB,del C500	0.2
10	21,31	SB SATA	11/05	HW	SB SATA Port 5 change to Port 2 for ATI Common Design	Change SB SATA port 5 to port 2	0.2
11	21	SB SATA	11/05	HW	SB SATA_ACT# Pull High become +3VS	Change R343.1 power rail from +5VS to +3VS. Install R343.	0.2
12	21	SB GPIO	11/05	HW	Change SB GPIO refer to JBX00 for common	1. Connect U15.C6 to GND by 0_0402. 2. Change WLOFF# from GPIO50 to GPIO61. 3. Change BT_COMBO_EN# from GPIO51 to GPIO62. 4. Change WWOFF# from GPIO52 to GPIO63.	0.2
13	31	SB SATA	11/05	HW	Vertical L51 1<-->4 , 2<-->3 for layout routing	Vertical L51 1<-->4 , 2<-->3 for layout routing	0.2
14	29	Audio HP OUT	11/05	HW	Add 150UF Caps for each DOCK_LOUT_R/L	Add 150UF Caps for each DOCK_LOUT_R/L	0.2
15	25	LAN Transformor	11/05	HW	Correct U19 LAN Transformor pin definition	Correct U19 LAN Transformor pin definition	0.2
16	21,24	SB SATA	11/06	HW	SB SATA Port 4 change to Port 3 for ATI Open Issue	Change SB SATA port 4 to port 3	0.2
17	36	DIM LED	11/06	HW	Reduce DIM LED unnecessary design	Del R1026 and Q167, add Net 'DIM_LED#' for connect. Change location from PJP604 to PJP8.	0.2
18	27	CardReader	11/06	HW	Change CardReader Socket for M/E new part and Chip for JMicron new version	Change JREAD to TAITW_R015-B10-LM. Reserve R413,C902 close to JREAD.20; R412,C901 close to JREAD.26; R411,C900 close to JREAD.37. Change R457 close to U23.42 Add R455,R456 close to U23.42 Del Q169,R1051. Change net CR_LED# become CR_LED connect U23.21 and Q53.2 Add R454 pull down to GND Change R405,R122 from 200K to 10K pull-high Remove C895,U22	0.2

Version Change List ( P. I. R. List ) for HW / Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
19	16	CRT	11/07	HW	Normalize CRT design for common	Change L83,L84 (10_0402) become R241,R240 (0_0603)	0.2
20	17	LCD	11/07	HW	Normalize LCD design for common	Change R491 from 200_0402 to 200_0805	0.2
21	18	LCD	11/07	CIC	CIC feedback RMA concern for common	Change Q43 from AOS3413 to SI2301	0.2
22	33	KBC	11/07	HW	Normalize KB926 Crystal part for common	Change Y7 from 9H03200413 small to 1TJS125DJ4A420P normal.	0.2
23	17	WebCam	11/09	HW	Change U54 WebCam power design and related	Change U54 from G916-390T1UF to RT9193-39GB. Remove R891,R892 if no use G916-390T1UF. Add C718 close to U54.4 for RT9193-39GB. Remove R1027~R1030 for JP7 no install. Change JP7 from 8pin to 6pin	0.2
24	18	HDMI	11/09	HW	Reduce HDMI Design	Remove R490(100K_0402)	0.2
25	19,32	SB-CLK-Debug	11/09	HW	Debug Card no function issue	Del R1031,add R303 close to R301 and U15.P2 Connect for CLK_PCI_SIO2 to JP41.15	0.2
26	25	LAN	11/09	HW	RJ45 LED Power correct back	Change JRJ45.13, JRJ45.11 from +3V_LAN_LED to +3V_LAN	0.2
27	18	HDMI	11/09	HW	Reduce HDMI Design	Remove R490(100K_0402)	0.2
28	6	CPU	11/09	HW	Add H_THERMTRIP# one more way	Add R16 close to Q3.1 for H_THERMTRIP#	0.2
29	33	KBC	11/09	HW	Update KBC Pin Definition for common	Add H_THERMTRIP# to U33.25	0.2
30	35	Holes	11/09	ME	Update for M/E Drawing	Del H49 H50 H38 H45 for M/E drawing change	0.2
31	26	Mini-Card	11/09	HW	Reduce Mini-Card design, change SIM Card design	Replace D17 and D47 become R52 and R53 Del R400 and R46, Change JP6 pin definition for common	0.2
32	33	KBC	11/09	HW	Reserve 0_0603 for KB Back Light	Add R516 (0_0603) between JP48.1/4 and +5VS_LED	0.2
33	27	CardReader	11/10	HW	Correct CardReader LED part	Change D5 from SC500004E00(AQUA_WHITE) to SC500004W00(WHITE)	0.2
34	34	LED Function	11/10	HW	Correct LED function for common	Change LED from D50,D30,D27 SC500004E00 (AQUA_WHITE) to D6,D7,D8 SC500004W00(WHITE) Change LED from D45,D46 SC500004B00 (AQUA_WHITE/AMBER) to D17,D18 SC500005M00 (YELLOW/WHITE); Add Q7,R20 and R42 close to D18	0.2
35	21	SB-GPIO	11/10	HW	Add one more way for GSENSOR LED# inform pin	Add HDD_HALLLED# connect from U15.P8	0.2
36	33	KBC-GPIO	11/11	HW	Add CIR_IN PH to +5VL Add ESB_CLK/DAT PH to +3VL	Add R46 10K_0402 PH to +5VL close to U33 Add R514,R515 10K_0402 PH to +3VL close to U33	0.2
37	6,31	CPU,FPR	11/13	HW	Reduce S3 power consumption	Change R15.2,R21.2,R36.2,R30.2 connection from +1.8V to +1.8VS; Remove R622, install R581	0.2
38	11	NB	11/13	HW	Reduce the level shift design for Chip A12.	Del Q6,R87; Q5,R84 and replace by 0ohm (add R67,R68) connect directly. Install R371 (10K ohm).	0.2
39	17	WebCam	11/13	HW	Update the WebCam+Digital Mic reserver conn.	Change JP7 from SP02000HC00(8pin)-->SP020001L00(6pin)	0.2
40	6,33	CPU,KBC	11/13	HW	Update THERMTRIP# design to EC	Change R16.2 connection from THERMTRIP# to THERMTRIP#_EC for separate	0.2
41	18	HDMI	11/13	HW	Remove EMI solution become reserve for verify	Add R112,R113,R115~R120 close to each L85~L88 for co-lay	0.2

Version Change List ( P. I. R. List ) for HW / Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
42	19,32	SB,BIOS	11/13	HW	Reduce SB related design for Chip A12 and others	Del Q155,R986, and add R311 close to U15. Del R1011 become T18, Cancel R1012 and connect to H31 and JP41 directly	0.2
43	21,32	SB,BIOS	11/13	HW	BIOS Debug Tool reserve	Add SB_IN(T_FLASH_SEL and related (JP12,U30,R228,R226,C489 close to U29)	0.2
44	25	LAN	11/13	HW	Update LAN Chip Symbol link to CIS server	Update LAN Chip U20 Symbol link to CIS server	0.2
45	13	NB	11/13	HW	Add 0ohm_0603 to separate VDD18_MEM	Add R1051(0_0603) between +1.8VS & +1.8V_VDD_SP	0.2
46	18	HDMI	11/13	HW	Reduce HDMI related design for common	Del R490 (100K_0402)	0.2
47	20	SB	11/13	HW	Reduce SB related design for common and A12 chip	Remove R994 (0_0402) Change U15.F1 connection become test point Remove R1053, change R1052 become 0_0402	0.2
48	20,21,27	SB,Cardreader	11/13	HW	Reserve Cardreader D3E function (CR_WAKE# & CR_CPPE#)	Add R81 close to U15;Q54,R124 close to U23 for connect U15.F8 to U23.13 ;Add R369 close to U23 for connect U15.M5 to U23.16	0.2
49	21,33	SB,KBC	11/13	HW	Reduce SB related design for common	Del D51 and R1034, Change the net AC_IN become AC_IN_D	0.2
50	28,33	Codec,KBC	11/13	HPQ	EC_BEEP function for KBC add	Add R563 close to C955; Add R544 close to U33.31	0.2
51	33	KBC	11/13	HW	Reduce S5 Power Consumption	Change R1040.1 connection from +3VL_EC to +3VALW Del R546 PH to +3VL_EC, Del D26 replace by add R547 close to U33 for short	0.2
52	33	KBC	11/13	HW	Reduce KBC Design for common and Ver:C0 Chip Change from SA00001J530 to SA00001J540	Del R537 become Test Point, change R516 become 150_0603 Remove R1044, change R1040 from 10K to 100K Change R528.2 , R529.2 connection from +5VALW to +5VL Install C814 (4.7u_0805) Change JP36.1 connection become +3VL;Change R1046.1 and R1047.1 connection become SMB_EC_CK1/DA1 Change JP36.7 connection from GND to +5VALW_LED by Change Q153 from 2N7002DW to 2N7002	0.2
53	34	Switch Design	11/13	HW	Update CSD function board design for common	Change R988.1 connection from +5VS_LED to +3VS Add R968,R969 close to C775/C776.	0.2
54	34	LED	11/14	HW	Correct T/P On/Off LED design define Correct G-Sensor LED design define	For GS mark requirement Add back H52 become H_1P5N; Del CF4	0.2
55	29	Audio-Dock	11/14	HPQ	Update Holes to meet M/E Drawing	Update Symbol to meet M/E Drawing	0.2
56	29	Holes	11/14	ME	Update Holes to meet M/E Drawing	Add back H52 become H_1P5N; Del CF4	0.2
57	4,24	Multi-Bay	11/14	ME	Update Symbol to meet M/E Drawing	Update Symbol to meet M/E Drawing	0.2
58	33	Holes	11/14	ME	Update Holes to meet M/E Drawing	Add back H52 become H_1P5N; Del CF4	0.2
59	20	SB	11/16	ATI	Reserve to fix the OTS325055 Issue	Reserve R83 PH to +3VS	0.2
60	33	KBC	11/16	EC	Change design for EC team debug	Change JP34.1 from +5VALW to +5VL	0.2
61	35	DOCK	11/16	EMC	Connect DOCK guide pin to GND	Add JDOCK.45/46 to GND	0.2
62	33	K/B	11/16	HW	Fix KB matrix issue	Del KS16 and KS09 out of page net connect	0.2
63	28,29	AUDIO	11/18	HPQ	Make some Audio related design change	Change C983,C984 from 1uF to 0.022uF. Change C1049,C1050,C1040,C1041 from 0.47uF to 0.022uF. Change R1002,R1005 from 20K to 0 ohm. Change C1044 from 10uF to 4.7uF. Remove R1000,R1004; Install R1001,R1003.	0.2
64	29	AUDIO	11/19	HPQ	Make some Audio related design change	Change R968,R969 from 40.2_0402 to 47_0603	0.2



Version Change List (P. I. R. List) for HW/Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
65	13	NB	11/20	ATI	Design Change for NB A12 Version chip	Remove U64,C1064,C1065,C1066,C1067,R1015,R1016,Q163,R1017. Install L19, remove L95	0.2
66	22	SB	11/20	ATI	Design Change for SB A12 Version chip	Install R593, remove R592	0.2
67	22	SB	11/20	HW	Reduce SB Power Design-No IDE support	Remove R12,C543,C544,C547,C536	0.2
68	33,34	Function Board	11/20	HW	Reserve for Rachman UMA selective	Reserve R555 for +5V_ALW_LED, add R554 for +3VL close to JP36.1 Reserve R1034 close to JP36.4,R1035 close JP36.5,Remove R1036 Add R513 PH to +3VS close to U133.19	0.2
69	23	SB	11/20	HW	Make the SB Strap Seeting for common	Install R356 (10K_0402)	0.2
70	31	BlueTooth	11/20	HW	Update BT design for common	Change R520 from 47K_0402 to 10K_0402	0.2
71	34	Power On Switch	11/22	HW	Cancel one reserved power on switch	Del SW3	0.2
72	33	KBC	11/22	HW	Modify SMB_EC_DA1/CK1 PH for common	Change R528,R529 pin 2 connection from +5VL to +3VL	0.2
73	6	CPU	11/22	HW	Link PROCHOT# between CPU and NB	Add R59 close to Q2	0.2
74	19	SB	11/22	HW	Reserve LPCC_LK1 for debug card function	Add R308 22_0402 for U15.E22 close to R362.1, remove R301	0.2
75	26	Express Card	11/22	HW	To avoid New Card Switch leakage issue	Add R54(0_0402) close to U21.6	0.2
76	28	Audio Codec	11/22	HW	Reserve SPDIF OUT1 test point for verify	Add T21 close to U27.45	0.2
77	10~13	NB,	11/23	HW	BOM correct for SI-1 SMT build	Update U3(SA00001ZG00-->SA00001ZG20);U10(SA00001Z300-->SA00001Z310);U15(SA00001S510-->SA00001S560)	0.2
78	19	SB	11/23	HW	Change Crystal Res. size for layout space	Change R389 from 0603 to 0402	0.2
79	22	SB	11/26	HW	Reduce SB SATA Power Caps (Confirm with ATI FAE)	Change C567,C568 from 10U_0805 to 1U_0805	0.2
80	28	Codec	11/26	HW	SPDIF0 --> 1 design change to follow Vader	Change U27.48/45 pin connection	0.2
81	34	T/P	11/28	HW	Change T/P Power for reduce S4/S5 power consumption	Remove R235; Add Q85, R645, Q34	0.2
82	14	HDMI	11/28	ATI	Fix HDMI no function issue	Remove R102; Add R101	0.2
83	15	CLK Gen.	11/28	HW	Change design for new version CLK Gen.	Remove R1045	0.2
84	28	Codec	11/28	HW	Change EC_BEEP function become reserve	Remove R563	0.2
85	20,27	SB,CardReader	11/28	HW	Disconnect D3E support for A version to avoid risk	Remove R81,R369	0.2
86	32	BIOS	11/28	HW	Use Ext. BIOS as default	Remove R221	0.2
87	34	LED	11/28	HW	Cancel WLAN/WWAN ext pull high	Remove R1041	0.2
88	19	SB	11/30	HW	Fix PA M/E Interfere issue for SI-1	change Y3 from SJ100001U00 to SJ100006600 with 10PPM	0.2
89	06,19,23	SB	11/30	ATI	ATI recommend for update	Change R312 from 0_0402 to 33_0402; Change R356 from 10K_0402 to 2.2K_0402; Install C23 as 0.1UF_0402	0.2
90	33	KBC	11/30	HW	Change 32.768KHz Main Source Vendor become EPSON	Change Y7 from SJ100001V00 to SJ132P7K220	0.2
91	32	BIOS	12/03	HW	Cancel Ext. BIOS reflash design because of +3VL erroe	Add R221; Remove U30,R226,R228,C489	0.2
92	34	LED	12/03	HW	Cancel G-Sensor INT2 LED function	Remove Q156	0.2

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	19	SB	12/26	HW		Remove R303 from PCICLK3 and add R301 as 0 ohm.	0.3
02	19	SB	12/26	HW		Add R303 and connect to CLK_PCI_ISO2.	0.3
03	23	SB	12/26	HW		Chage net name to PCI_CLK3.	0.3
04	29	Amplifier	12/26	HW		Change value from 4.7uF to 1uF.	0.3
05	23	Speaker	12/26	HW	Speaker right and left channel reverse.	Reverse JP20 pin define.	0.3
06	31	Finger Printer	12/26	HW		Delete R622	0.3
07	32	BIOS ROM	12/26	HW		Reserve R221	0.3
08	32	BIOS ROM	12/26	HW		Stuff U30, R228, R226, C489. Change power from +3VALW to +3VL	0.3
09	33	EC	12/26	HW		Add pull down resistor R1063.	0.3
11	34	T/P ON/OFF LED	12/26	EC	Common design.	Reverse TP on/off LED	0.3
12	35	Docking	12/26	HW		Change R572 to 22 ohm and R566 to 2K ohm	0.3
13	35	MDC	12/26	ME	ME change stand off.	Change PCB Footprint from 3P3 to 4P0	0.3
15	34	Switch board	01/03	HW	Useless	Delete R556, R557.	0.3
16	34	Switch board	01/03	HW	Useless	R1036	0.3
17	34	Switch board	01/03	HW	Option Cypress and ENE Cap. board.	Connect R1046 to JP36.3 and connect R1047 to JP36.9	0.3
18	33	EC	01/07	Power		Connect VFIX_EN to EC pin 110.	0.3
19	14	SB	01/08	HW		Add pull high resistor R1064.	0.3
20	17	Webcam and Digital MIC	01/08	HW		Remove reserve circuit for Webcam and Digital MIC.	0.3
21	22	SB	01/08	HW		Change L61, L63, L66, L60, L67, L68, L69 to 0 ohm resistor. Change C528, C543, C566, C504 to MLCC tpye. Change C552 from 22uF to 4.7uF.	0.3
22	25	LAN	01/08	Realtek		Chage part number from SA000026Q00 to SA000026Q10	0.3
23	31	USB port	01/08	Layout		Swap D11, D12, L51 pin define per layout request.	0.3
24	19	SB	01/09	EMI		Add reserve cap. C1085~C1087.	0.3
25	19	SB	01/09	EMI		Fine-tune R302, R303, R308 from 22 ohm to 33 ohm.	0.3
26	20	SB	01/09	EMI		Add reserve cap. C1088~C1091	0.3
27	21	SB	01/09	DFB		Y4 Change Footprint to the same as Y2.	0.3
28	25	LAN	01/09	DFB		Change Y5 Footprint to the same as Y2.	0.3
29	26	WWAN	01/09	EMI		Add C738, C739, C740, C750, C751 as 39pF	0.3
30	33	EC	01/09	HW		Connect AC_LED# to PQ3	0.3
31	35	M/B	01/09	ME		Add screw hole.	0.3
32	36	DC-DC	01/09	HW		Remove +1.2V and +3V circuit.	0.3
33	34	Switch board	01/10	HW		Add R1065 and R1066 for OPP power button board	0.3
34	33	Keyboard connector	01/10	DFB		Change Keyboard connector same as JBK00.	0.3
35	34	Lid switch connector	01/10	DFB		Change Lid switch connector type.	0.3
36	34	Switch board	01/10	EMI		Change R1048 and R1049 from 0 ohm to bead.	0.3
36	06	HDT debug port	01/14	AMD		Stuff R26, R28 and R41.	0.3





Version Change List (P. I. R. List) for HW Circuit

<http://laptopblue.vn/>

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	25	LAN	02/12	HW	For ESD protect.	Reserve D55.	0.4
02	34	S/W board connector	02/12	HW	To avoid cap. sensor board abnormal.	Reserve R558.	0.4
03	06	CPU	02/12	HW		Reserve R59.	0.4
04	06	CPU	02/15	HW	Follow Trinity design.	Change CPU SM BUS from EC2 to EC1.	0.4
05	06	CPU	02/15	HW		Reserve C16.	0.4
06	06	CPU	02/15	HW	Follow Trinity design.	Change R18 and R19 from 330 to 2.2K ohm.	0.4
07	07	CPU	02/15	HW		Reserve C54.	0.4
08	12	NB	02/15	HW		Remove L96.	0.4
09	12	NB	02/15	HW		Change L12, L13 from bead to 0 ohm.	0.4
10	13	NB	02/15	HW		Change L16, L18, L19, L22 from bead to 0 ohm.	0.4
11	13	NB	02/15	HW		Remove L95.	0.4
12	24	Multibay connector	02/15	ME		Change JP10 Footprint.	0.4
13	27	Card Reader	02/15	HW	Change Card Reader LED active status.	Reserve Q53 and R454, add R1070.	0.4
14	27	Card Reader	02/15	HW	Change Card Reader LED active status.	Reserve R112 and add pull low resistor R1069.	0.4
15	31	BT	02/15	ME		Change JP32 Footprint and reverse pin define.	0.4
16	31	BT	02/15	HW	Saving Power consumption.	Change BT power source from +3VALW to +3VS.	0.4
17	33	EC	02/15	HW		Remove JP34 and reserve R1068 for EC debug.	0.4
18	33	EC	02/15	HW	To solve can't power on when first plug in AC adapter.	Change R1040 from 100K to 10K ohm and connect to +3VL_EC.	0.4
19	34	Debug SW	02/15	HW		Remove SW2.	0.4
20	34	TP LED	02/15	ME		Add D19 for PR sku.	0.4
21	11	NB	02/18	HW		Change R371 from 10K to 300 ohm.	0.4
22	11	NB	02/18	HW		Add pull low resistor R1072.	0.4
23	19	SB	02/18	HW		Reserve C1085 and R303.	0.4
24	21	SB	02/18	HW	To solve can't power on when first plug in AC adapter.	Add R1071 and D56 to connect to AC_IN.	0.4
25	32	SPI BIOS	02/18	HW		Remove U30, C489, R226, and R228. Stuff R221.	0.4
26	34	WL/BT LED control	02/18	HW		Modify circuit WLAN/WWAN/BT LED control.	0.4
27	33	EC	02/18	HW	Follow Trinity design.	Change R514 and R515 from 10K to 4.7K ohm.	0.4
28	35	Screw hole	02/19	ME	To slove TP on/off button feeling no good when press.	Add H57.	0.4
29	34	S/W board connector	02/19	ENE	For ENE cap. board.	Add LDO circuit (U65, R1073, C1097,C1099, J2).	0.4
30	34	S/W board connector	02/19	ENE	For ENE cap. board.	Change R554 pin 1 power plan from +3VL to +3VL_CAP.	0.4
31	34	S/W board connector	02/22	HW	For cap. board.	Add C1098.	0.4
32	11	NB	02/22	HW	To splve CRT rising/falling fail issue.	Reserve R62, R63, R64.	0.4
33	16	CRT connector	02/22	HW	To splve CRT rising/falling fail issue.	Change R211, R214 and R217 from 150 ohm to 75 ohm	0.4
34	16	CRT connector	02/22	HW	To splve CRT rising/falling fail issue.	Change C472, C476, C858 from 22pF to 6pF.	0.4
35	34	Lid switch connector	02/22	HW	To solve short issue for lid switch board.	Move C1100 and C1101 from lid swtich board to M/B	0.4

Version Change List ( P. I. R. List ) for HW / Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
36	25	LAN	02/22	DFB	To solve kink pin to interfere with PCB.	Update JRJ45 PCB Footprint.	0.4
37	35	Screw hole	02/22	DFB		Change H53 and H54 from non PTH to PTH hole.	0.4
38	34	S/W board connector	02/22	EMI	To solve EMI issue for ENE cap. board.	Change R1048 and R1049 from bead to 0 ohm.	0.4
39	34	S/W board connector	02/22	EMI	To solve EMI issue for ENE cap. board.	Reserve R1074/C1102 for ESB_CLK1 and R1075/C1103 for ESB_DAT1.	0.4
40	33	EC	02/22	EMI	To solve EMI issue for ENE cap. board.	Add R1076, C1104 and R1077.	0.4
41	33	EC	02/22	EMI		Add C1105.	0.4
42	36	DC/DC	02/25	EMI	For EMI request.	Add C1110~C1117.	0.4
43	31	USB connector	02/25	EMI	For EMI request.	Add C1109.	0.4
44	15	Clock GEN.	02/25	EMI	For EMI request.	Add C1106.	0.4
45	16	CRT Connector	02/25	EMI	For EMI request.	Add C1107.	0.4
46	17	LCD Connector	02/25	EMI	For EMI request.	Add C1108.	0.4
47	32	Debug connector	02/26	EMI	For EMI request.	Add C1118.	0.4
48	17	WEBCam LDO	02/26	HW	To reduce power consumption in S3 mode.	Add PJP6 to connect to +5VS. Stuff R1013 and reserve R1014.	0.4
49	34	Lid switch connector	02/26	HW		Connect JP40 pin 4 to +3VALW.	0.4
50	06	CPU	02/27	POWER		Change net name ENTRIP2 to EN0.	0.4
51	34	S/W board connector	03/03	EMI	For EMI request.	Change R558 to C1119 (0.1uF)	0.4
52	11	NB	03/03	EMI	For EMI request.	Change C1120 (0.1uF)	0.4
53	31	USB connector	03/03	EMI	For EMI request.	Change C1121 (0.1uF)	0.4
54	22	SB	03/03	HW		Change L60, L61, L63, L66, L67, L68, L69 from 0 ohm to bead.	0.4
55	13	NB	03/03	HW		Remove L20, L21 and use PJP604 to replace.	0.4
56	35	Docking connector	03/03	DFB		Change JDOCK connector Footprint.	0.4
57	11	NB	03/03	AMD	To support VariBright feature.	Add D58 and connect to INV_PWM.	0.4
58	11	NB	03/03	AMD	To support VariBright feature.	Change backlight inform signal (R70, R1072) from LVDS_BLON to LVDS_ENA_BL.	0.4
59	33	EC	03/03	AMD	To support VariBright feature.	Change JDOCK connector Footprint.	0.4
60	06	CPU	03/04	AMD		Reserve R175, R814, C939, Q127 and Q129.	0.4
61	19	SB	03/04	AMD	To solve can not power on when use single core CPU.	Change net name from H_PWRGD to H_PWRGD_SB.	0.4
62	20	SB	03/05	EMI	For EMI request	Add SSC circuit (U66, R1080, R1081, R1082, R1083, C1122) for HDA_BITCLK.	0.4
63	21	SB	03/06	AMD	For eSATA GEN1 fail issue.	Change C520 and C521 from 0.01uF to 1000pF.	0.4
64	21	SB	03/06	AMD	For eSATA GEN1 fail issue.	Change C520 and C521 from 0.01uF to 1000pF.	0.4
65	31	eSATA connector	03/06	AMD	For eSATA GEN1 fail issue.	Change C792 and C793 from 0.01uF to 1000pF.	0.4
66	17	LCDVCC circuit	03/06	HW	To solve LCD power up sequence fail.	Change R225 from 470 ohm to 220 ohm.	0.4
67	15	Clock GEN.	03/06	HW	For IDT CLOCK GEN.	Add C1123.	0.4
68	20	SB	03/06	HW	To avoid CMOS data lose when shutdown suddenly.	Add D58 and connect to 3/5V_OK.	0.4
67	15	WWAN connector	03/06	HW	To support wake on WWAN feature.	Add power on/off control circuit (Q167, R1087).	0.4
67	15	WWAN/WLAN	03/06	HW	To avoid leakage power from SB.	Add D59 and D60.	0.4

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HW Changed-List History-2</b>		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	1.C
				Date:	Monday, March 16, 2009	Sheet 54 of 56

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>HW Changed-List History-2</b>		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR TRANSMISSION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS PROHIBITED. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS NOT TO BE LOANED, REPRODUCED, COPIED, OR IN ANY MANNER DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	1.C
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, March 16, 2009	Sheet 55 of 56

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HW Changed-List History-2</b>		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4117P	1.C
				Date:	Monday, March 16, 2009	Sheet 56 of 56