


LX3/5 (Huron River) BLOCK DIAGRAM


Dis. PCB 8L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : IN3(High)
LAYER 7 : SGND
LAYER 8 : BOT



<http://hobi-elektronika.net>


4/7 DB del for PDC update.




PROJECT : LX3/5(Huron River)

Quanta Computer Inc.


Size Custom	Document Number Clock Gen(9LRS3197)/HOLES	Rev 1A
Date: Friday, October 01, 2010		Sheet 2 of 47




Sandy Bridge Processor (DDR3)




Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG-9000014
 IC SOCKET RPGA 989P(P1.0,M/H3.0)




Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG-9000014
 IC SOCKET RPGA 989P(P1.0,M/H3.0)



Sandy Bridge Processor (GND)




Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Wednesday, October 13, 2010	Sheet 6 of 47	


Cougar Point (DMI, FDI, PM)

Cougar Point (LVDS, DDI)


07




Cougar Point (HDA, JTAG, SATA)




RTC Clock 32.768KHz




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R568 1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	GNT3# R700 1K 4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R640 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R659 0.4 2 BIOS_WP# 9/30: MV modify
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	GNT1# R573 1K 4 BBS_BIT0
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK		GPIO19 R696 1K 4 BBS_BIT1 [9]
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	NV_ALE R596 1K 4 [9]
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm 4/29 modify	NV_CLE R595 2.2K 4 R609 4.7K 4 [9] N.A at CPT EDS 0.7
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	ACZ_SYNC R307 1K 4 +3V50
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33_E ACZ_SDOU1 R662 1K 4 8/12 PV Modify. +3V3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	GPIO8 R619 1K 4 4/29 reserve.
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	GPIO28 R608 1K 4 PLL_OVVR_EN [10]
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	SPI_MOSI R634 1K 4

http://hobi-elektronika.net

PROJECT : LX3/5(Huron River)
Quanta Computer Inc.
Size Custom Document Number PCH 2/6 (SATA/HDA/SPI) Rev 1A
Date: Wednesday, October 13, 2010 Sheet 8 of 47


Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)




3/26 DB del external clock generator.

MFG-TEST



GPIO Pull-up/Pull-down(CLG)



Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable


TEST SET UP
High = Strong (Default)

TEST DETECT
Low = Default

DMI TERMINATION VOLTAGE OVERRIDE
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

FDI TERMINATION VOLTAGE OVERRIDE
LOW - Tx, Rx terminated to same voltage


GFX Present



SG	UMA
Stuff	Ra
NC	Rb

BOARD ID SETTING

Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
LX3 UMA	0	0	0	0	0	0
LX5 UMA	0	0	0	0	0	1
L	0	0	0	0	1	0
X	0	0	0	0	1	1
b	0	0	0	0	1	1
LX3 Capilano	0	0	0	1	0	0
KT - SG	0	0	0	1	0	0
LX5 Capilano	0	0	0	1	0	1
KT - SG	0	0	0	1	0	1
LX5 Capilano XT	0	0	0	1	1	0
SG/Subwoofer	0	0	0	1	1	0
R	0	0	0	1	1	1
LX5 DISCRETE	0	0	0	1	1	1
Subwoofer	0	0	0	1	1	1




http://hobi-elektronika.net


PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Wednesday, October 13, 2010 Sheet 10 of 47		


Cougar Point-M (POWER)




COUGAR POINT (POWER)




IBEX PEAK-M (GND)



IBEX PEAK-M (GND)








6/23 : Del M2 solution

4/29: reserve M2 solution

4/27: layout modify
<http://hobi-elektronika.net>

PROJECT : LX3/5(Huron River)
Quanta Computer Inc.



Size Custom	Document Number DDR3 DIMM0-RVS (5.2H)	Rev 1A
Date: Wednesday, October 13, 2010 Sheet 13 of 47		




VREF DQ1 M2 Solution


Place these Caps near So-Dimm1.


VREF DQ1 M1 Solution



<http://hobi-elektronika.net>









Manufacturer	Part Number	Size	CONFIG[20]
Atmel	AT25F512	512 kbit	010
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
ST Microelectronics	AT25F4096	4 Mbit	011
	M25P64A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
Silicon Storage Technology	M25P80	8 Mbit	101
	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
Winbond Electronics Corporation	SST25VF040	4 Mbit	011
	W450512	512 kbit	110
YMC	W45B012	1 Mbit	111
	Y25LF05	512 kbit	010
	S25FC020	2 Mbit	011
PMC	S25FL032	512 kbit	100
	Pin25LV010	1 Mbit	101

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0



100




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


--	--	--	--

5/10 modify







1GB GDDR5 : CHANNEL A-0 (64M x 16)




1GB GDDR5 : CHANNEL A-1 (64M x 16)






1GB GDDR5 : CHANNEL B-1 (64M x 16)



FOR DIS ONLY

OPTION SIGNAL FROM NB to LVDS for DIS



OPTION Back Light SIGNAL FROM NB to LVDS for DIS




OPTION SIGNAL FROM NB to LVDS for DIS



FOR UMA ONLY

OPTION SIGNAL FROM NB to LVDS for UMA



OPTION Back Light SIGNAL FROM NB to LVDS for UMA



OPTION SIGNAL FROM NB to LVDS for UMA




FOR UMA/SG

FOR 17"DIS ONLY



FOR 17"UMA ONLY



FOR DIS ONLY

OPTION SIGNAL FROM NB to CRT for DIS



OPTION SIGNAL FROM NB to CRT for DIS




FOR UMA ONLY

OPTION SIGNAL FROM NB to CRT for UMA




5/11: for Layout modify

OPTION SIGNAL FROM NB to CRT for UMA




9/26 :MV Modify



[3,7,8,9,10,11,13,14,18,19,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,43,45,46,47] +3V
 [7,8,11,19,26,27,29,30,32,34,36,37,45] +5V
 [31,38,39,41,42,43,44,45] +VIN
 [7,8,32,34,35,36,37,38,39,40,42,44,45,47] +3VPCU
 [34,37,42,44,45] +12VALW

$$V_{out} = 1.25 (1 + R1/R2)$$

<http://hobi-elektronika.net>



DIS/SG HDMI

[17]	N_TXC_HDMI-	N_TXC_HDMI-	C618	0.1U/10V	4	C_TXC_HDMI-
[17]	N_TXC_HDMI+	N_TXC_HDMI+	C620	0.1U/10V	4	C_TXC_HDMI+
[17]	N_TX0_HDMI-	N_TX0_HDMI-	C624	0.1U/10V	4	C_TX0_HDMI-
[17]	N_TX0_HDMI+	N_TX0_HDMI+	C630	0.1U/10V	4	C_TX0_HDMI+
[17]	N_TX1_HDMI-	N_TX1_HDMI-	C637	0.1U/10V	4	C_TX1_HDMI-
[17]	N_TX1_HDMI+	N_TX1_HDMI+	C641	0.1U/10V	4	C_TX1_HDMI+
[17]	N_TX2_HDMI-	N_TX2_HDMI-	C649	0.1U/10V	4	C_TX2_HDMI-
[17]	N_TX2_HDMI+	N_TX2_HDMI+	C655	0.1U/10V	4	C_TX2_HDMI+

[17] HDMI_SDA HDMI_SDA R473 0.4 HDMI_SDA R

[17] HDMI_SCL HDMI_SCL R468 0.4 HDMI_SCL R

[17] TMDS_HPD  TMDS HPD R421  0 4 HDMI HPD 3V


UMA ONLY HDMI

[7]	IN_CLK#	IN_CLK#	C190	*0.1u/10V 4	C TXC HDMI-
[7]	IN_CLK	IN_CLK	C204	*0.1u/10V 4	C TXC HDMI-
[7]	IN_D0#	IN_D0#	C210	*0.1u/10V 4	C TX0 HDMI-
[7]	IN_D0	IN_D0	C222	*0.1u/10V 4	C TX0 HDMI+
[7]	IN_D1#	IN_D1#	C243	*0.1u/10V 4	C TX1 HDMI-
[7]	IN_D1	IN_D1	C244	*0.1u/10V 4	C TX1 HDMI+
[7]	IN_D2#	IN_D2#	C268	*0.1u/10V 4	C TX2 HDMI-
[7]	IN_D2	IN_D2	C269	*0.1u/10V 4	C TX2 HDMI+

[7] SDVO_DATA  SDVO_DATA R486 *0.4 HDMI_SDA_R

[7] SDVO_CLK  SDVO_CLK R487 *0.4 HDMI_SCL_R







[7] HDMI_HPD_CON  HDMI_HPD_CON R418 *0.4 HDMI_HPD_3V



HDMI CON_COM



9/26: MV Del C906,C914
9/26: MV Add D21

10/13 PV2 EMI request




PROJECT : LX3/5(Huron River)
Quanta Computer Inc.

Size Custom	Document Number KB/POWER CONN	Rev 1A
Date: Wednesday, October 13, 2010		Sheet 27 of 47




	XD_CD#	SD_WP	MS_CLK
SP1	XD_RDY		
SP2	XD_RE#	SD_D1	MS_INS#
SP3	XD_CE#	SD_D0	
SP4	XD_CLE	SD_D7	MS_D3
SP5	XD_ALE	SD_D6	
SP6	XD_WE#	SD_D5	MS_D0
SP7	XD_WP	SD_D4	
SP8	XD_D0	SD_CLK	MS_D2
SP9	XD_D1	SD_D5	MS_D0
SP10	XD_D2	SD_CMD	
SP11	XD_D3	SD_D4	
SP12	XD_D4	SD_D3	MS_D1
SP13	XD_D5	SD_D2	
SP14	XD_D6	SD_D1	MS_BS
	XD_D7		

Share Pin



XD, MMC/SD, MS/MSP 5 IN1 CARD READER




5 IN1 CARD-READER (PUSH-PUSH)

Support SD/SD PRO/MMC/MS/MS PRO/xD Cards

<http://hobi-elektronika.net>

[3,7,8,9,10,11,13,14,18,19,25,26,27,28,30,31,32,33,34,35,36,37,39,40,41,43,45,46,47] +3V
[31] +4.75VAVDD
[7,8,11,19,25,26,27,30,32,34,36,37,45] +5V






Accelerometer Sensor




<http://hobi-elektronika.net>




Size Custom	Document Number Audio Jack/Accelerometer	Rev 1A
Date: Wednesday, October 13, 2010 Sheet 30 of 47		

GAI


BLUETOOTH



RIGHT SIDE USBX2 for 17"




RIGHT SIDE USB for 15"




USB fingerprint CON

1. USBP2-
2. USBP2+
3. +3V
4. +5V
5. SYSTEM GND
6. SYSTEM GND




E-SATA




10/13 PV2 EMI Stuff.
4/20 DB add.

USB & ESATA




LEFT USB PORT


10/13 PV2 EMI Stuff.
4/20 DB add.





Touch screen for 15"





<http://hobi-elektronika.net>





SATA HDD CONNECTOR



SATA CD-ROM










SATA_2 CONNECTOR FOR 17.3"







+3VPCU [7,8,25,32,35,36,37,38,39,40,42,44,45,47]
+1.05V [7,8,9,11,35,41]
+3V [3,7,8,9,10,11,13,14,18,19,25,26,27,28,29,30,31,32,33,35,36,37,39,40,41,43,45,46,47]
+5V [7,8,11,19,25,26,27,29,30,32,36,37,45]
+12VALW [25,37,42,44,45]

<http://hobi-elektronika.net>




	SG/DIS	UMA
R432	10K	NA
R440	NA	10K


Mini PCI-E Card 1



CPU FAN




POWER BOTTON CONNECT



1. +3VPCU(LIDSWITCH PWR)
2. +3VPCU(LIDSWITCH PWR)
3. LIDSWITCH
4. NBSWON1#
5. PWRLED#
6. GND

KEYBOARD PULL-UP




clear ABS 758 resin for key cap.

7 LEDs for 15.4" (total LED current 140mA)


11 LEDs for 17" (Total LED current 220mA)

KB backlight for 15"





SI Add

PV Change BOM






PV Change BOM




[35] MY[0..17] MY[0..17]
[35] MX[0..7] MX[0..7]



KB CONN



FOR SG ONLY



FOR DIS ONLY



<http://hobi-elektronika.net>

	PR123		PQ16/PQ13
	Value	P/N	
35W CPU	133k	CS41332FB06	No POP
45W CPU	130k	CS41302FB00	POP

	PL13		PC38
	Value	P/N	
35W CPU	2.2uH	DC-22C0M000	No POP
45W CPU	1.5uH	DC-15G0M000	POP


<http://hobi-elektronika.net>





	VCCSA_SEL	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.8V
1	1	0.8V






+VGACORE +/- 5%
Countinue current:19A
Peak current:21A
OCp minimum 26A


Park XT Setting		
High	1.12V	
Low	0.90V	
CTRL0	CTRL1	Vo
0	0	1.12
0	1	0.9
不上件	PR187 PR188 PQ58 PQ59 PQ61 PQ25 PC122 PC121	
改料	FR190=6.81k (CS26812FB01) PR195=9.09k (CS29092FB02) PQ24=BJK0389D(BAK03890000) PQ60=BJK03D3D(BAK03D30000)	

Calpilano Pro Setting		
High	1.05V	
Medium	0.95V	
Low	0.90V	
CTRL1	CTRL0	Vo
0	0	1.05
0	1	1
1	0	0.95
1	1	0.9
不上件 PC122		
改料 PC120 PC121=CH733RM8831		

+1.8V +/- 5%
Countinue current:1.2A
Peak current:3A




- +VIN [25,31,38,39,41,43,44,45]
- +3VPCU [7,8,25,32,34,35,36,37,38,39,40,44,45,47]
- +5VPCU [32,35,38,39,40,41,43,44,45]
- +1.5VSUS [3,5,11,13,14,43,45]
- +3V_VGA [16,17,18,19,27]
- +VGACORE [19]
- +1.5V_VGA [16,19,20,21,22,23,47]
- +1.8V_VGA [15,17,19]
- +12VALW [25,34,37,44,45]



<http://hobi-elektronika.net>




+3V	[3,7,8,9,10,11,13,14,18,19,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,45,46,47]
+VIN	[25,31,38,39,41,42,44,45]
+5VPCU	[32,35,38,39,40,41,42,44,45]
+1.5VSUS	[3,5,11,13,14,45]
+1.0V_VGA	[15,17,19]
+0.75V_DDR_VTT	[13,14,45]






Size Custom	Document Number Dis-charge IC (P2806)	Rev 1A
Date: Wednesday, October 13, 2010		Sheet 45 of 47



Vender	Size	P/N
EON	128KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSNIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031

<http://hobi-elektronika.net>

	PROJECT : LX3/5(Huron River)		
	Quanta Computer Inc.		
	Size Custom	Document Number	Rev 1A
IMON		Date: Wednesday, October 13, 2010	Sheet 46 of 47

