


PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 :GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT

LX89 SYSTEM DIAGRAM







- SYSTEM CHARGER(ISL6251) PAGE 40
- SYSTEM POWER ISL6237 PAGE 34
- DDR II SMD DR VTERM 1.8V/1.8VSUS(RT8207) PAGE 37
- VCCP +1.1V AND +1.2V(RT8204) PAGE 35
- VGACORE(1.1V~1.2V)Oz8118 PAGE 38
- CPU CORE ISL6265HRTZ-T PAGE 36

SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV tuner /DDR3/DDR2 thermal/Accelerometer	+3V
	epress card Wlan Card	+3VS5
EC --SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V

PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number Block Diagram	Rev 1A
Date: Monday, September 28, 2009 Sheet 1 of 46		



6,7,13,30,34 PCLK_SMB
6,7,13,30,34 PDAT_SMB

PCLK_SMB
PDAT_SMB

CLK_PD#

CLKREQ0#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ1#

CLKREQ0#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

CLKREQ3#

CLKREQ2#

CLKREQ4#

if use clock
request pin , need
to pull Hi for
default setting


SLG
RTL

SLG8SP628VTR--AL8SP628000
RTM880N-796-- AL000880001




* default

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock


<http://laptop-motherboard-schematic.blogspot.com/>




Clock chip has internal serial
terminations
for differential pairs, external resistors
are
reserved for debug purpose.



Serial VID




HDT Connector



VFIX MODE VID Override table (VDD)


SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V




PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number S1G2 HT,CTL I/F 1/3	Rev 1A
Date: Monday, September 28, 2009		Sheet 3 of 46







PROCESSOR POWER AND GROUND



BOTTOM SIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE



Need Check

For fix HyperTransport nets
across plane splits



PROJECT : LX89
Quanta Computer Inc.


Size	Document Number
------	-----------------


Custom S1G2 PWR & GND 3/3


Date: Monday, September 28, 2009	Sheet 5 of 46
----------------------------------	---------------

Rev

<http://laptop-motherboard-schematic.blogspot.com/>


 +1.5VSUS 3,4,5,7,14,39,40,41,42

 +3V 2,3,5,7,10,11,12,13,14,15,16,24,25,26,27,28,29,30,31,32,33,34,35,36,42

 +0.75V_DDR_VTT 7,40




DDR3-DIMM1
H=5.2 footprint: "ddr-c-2013289-204p"
DGMK4000059

SO-DIMM BYPASS PLACEMENT :



Place these Caps near So-Dimm1.

No Vias Between the Trace of PIN to CAP.

DE-COUPLING FOR DIMM1(ONE CAP PER POWER PIN)





DE-COUPLING FOR DIMM1




```
H=5.2 footprint: "ddr-c-2013289-204p"
DGMK4000059
```


Place close to DIMMs










signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		



This block is for UMA only , DIS can remove all component



Swap pin for Layout



RS880 Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

 +1.1V 2,3,8,10,11,15,38



PROJECT : LX89
Quanta Computer Inc.







Size Custom	Document Number RS880-PCIE I/F 2/5	Rev 1A
Date: Monday, September 28, 2009		Sheet 9 of 46

	+3V	2,3,5,6,7,11,12,13,14,15,16,24,25,26,27,28,29,30,31,32,33,34,35,36,42
	+1.8V	5,8,11,16,26,42
	+1.1V	2,3,8,9,11,15,38
	+1.5V	3,8,11,34,42

R11

```
R111 for UMA use 140 ohm
for DIS+PowerExpress use 133 ohm (AMD)
```

```
133ohm CS11332FB19
140ohm CS11402FB19
```




RS880M: Enables Side port memory


RS880M:INT_HSYNC_COM

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available

Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]






```
-----
For external EEPROM Debug only
```

RS880


RS880M POWER TABLE




PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVDD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLT18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVDD18	+1.8V	VDDLT33	NC






<http://laptop-motherboard-schematic.blogspot.com/>


	PROJECT : LX89 Qanta Computer Inc.		
	Size Custom	Document Number SB820-PCIE/PCI/CPU/LPC 1/4	Rev 1A
N85 / RD2	Date: Monday, September 28, 2009	Sheet 12 of 46	








```
remove pull hi
( chip internal
have pull hi )
```



To Azalia



*S/W JTAG DEBUG



SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

+1.1V_AVDD_SATA 15
+3V 2,3,5,6,7,10,11,12,13,15,16,24,25,26,27,28,29,30,31,32,33,34,35,36,42
+3V5 5,12,13,15,16,42

SATA1 HDD

SATA ODD

SATA2 HDD

E-SATA




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820

NOTE:
R361 IS 1K 1% FOR 25MHz
XTAL. 4.99K 1% FOR 100MHz
INTERNAL CLOCK

XTLVDD SATA-- SATA
crystal power

PLVDD SATA--
SATA PLL
POWER



SPI DI# GPIO164
SPI DO# GPIO163
SPI CLK# GPIO162
SPI CS1# GPIO165
ROM_RST# GPIO161

SERIAL ATA

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5

FLASH

HW MONITOR

SPI ROM

SB800
Part 2 of 5


FLASH





OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

TYPE	GPIO199	GPIO200
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC


DEBUG STRAPS

SB820 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)




AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




PROJECT : LX89
Quanta Computer Inc.

Size Custom Document Number **SB820-STRAPS** Rev 1A
Date: Monday, September 28, 2009 Sheet 16 of 46




18




MEM_ID [3:0]	Vendor	Type	Vendor P/N
0000	Samsung	64*16-800MHZ	K4W1Q1646E-HC12
0001	Hynix	64*16-800MHZ	H57QIG63BFR-12C
0010			Reserved
0011			Reserved
0100			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved



NC on PARK




Add Y9 to slove Park JTAG test block
intermittently fails to initialize
correctly issue




GenericF/G is NC on PARK




DP Channel D is NC on PARK



GenericF/G is NC on PARK




NO PROBLEM WITH AK30



DisplayPort F Configuration


DisplayPort E Configuration

For Single-link panel




SI


Del L13,C94,C95 for +VDDD2 combine
with +VDDD1



Del L9 A2VDD can be powered
by VDDR3 directly without filter



Thermal Sensor



I2C ADDRESS: 9AH

17,21,40 +1.0V_VGA
17,21,41 +1.8V_VGA
18,20,21,26,27 +3V_DELAY





It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

















+VIN	31,37,38,39,40,41,42,43
+12VALW	33,35,40,41,42
+3V	2,3,5,6,7,10,11,12,13,14,15,16,25,26,27,28,29,30,31,32,33,34,35,36,42
+3V_DELAY	18,19,20,21,26,27
+5V	25,26,27,28,29,33,34,35,42



From Switch


DMIC
CAMERACN4
GS12407-11141-9H
DFHS40FS034
GS12407-11141-9H

CAMERA POWER




$$V_{out} = 1.25 (1 + R1/R2)$$

Digitizer Connector


<http://laptop-motherboard-schematic.blogspot.com/>


$$V_{out} = 1.25 (1 + R1/R2)$$

 NBS/RD2	PROJECT : LX89	
	Quanta Computer Inc.	
Size Custom	Document Number LCD CONN	Rev 1A
Date: Monday, September 28, 2009 Sheet 24 of 46		

CRT PORT

+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,26,27,28,29,30,31,32,33,34,35,36,42
+5V 24,26,27,28,29,33,34,35,42
+3V_DELAY 18,19,20,21,26,27



R19 for UMA use 140 ohm
for DIS+PowerExpress use 150 ohm (AMD)




26 CRT_R CRT_R
26 CRT_G CRT_G
26 CRT_B CRT_B

Del U19,C534,C535 add U46,U47,Q35,Q36 for ME height limit


SI




SI Add D31-D37 for ME height limit




HOLE




 NBS/RD2	PROJECT : LX89 Quanta Computer Inc.		
	Size Custom	Document Number CRT&HOLE	Rev 1A
Date: Monday, September 28, 2009	Sheet 25	of 46	

For Single-link panel


IGPU_Channel-A




DGPU_Channel-A




IGPU_Channel-B




DGPU_Channel-B



IGPU_Channel-B



DGPU_Channel-B



IGPU_Channel-B



DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B

DGPU_Channel-B

IGPU_Channel-B


DGPU_Channel-B

IGPU_Channel-B



DGPU_Channel-B

UMA/DISCRETE select for HDMI


From RS880M




From Park-M2




UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin




UMA AND DISCRETE HDMI I2C SELECT Close to HDMI Connector




HDMI PORT




+5V 24,25,26,28,29,33,34,35,42
+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,28,29,30,31,32,33,34,35,36,42
+3V_DELAY 18,19,20,21,26






Del R512 for Internal 12MHz




Note:

SD/MMC	MS	XD
SP1	SD_WP	XD_CD#
SP2	SD_CD#	
SP3	SD_CD#	
SP4	SD_DATA1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DATA0	MS_D0
SP8	SD_DATA7	MS_D2
SP9	SD_DATA6	MS_D3
SP10	SD_DATA5	MS_D6
SP11	SD_DATA4	MS_D7
SP12	SD_DATA3	MS_D0
SP13	SD_DATA2	MS_D1
SP14	SD_DATA1	MS_D2
SP15	SD_DATA0	MS_D3
SP16	SD_DATA7	MS_D6
SP17	SD_DATA6	MS_D7
SP18	SD_DATA5	MS_D0
SP19	SD_DATA4	MS_D1

SP7	R528	0.4	MS-D0	SD-D0	XD-D6
SP6	R524	0.4	MS-D1	SD-D3	SD-D1
SP8	R531	0.4	MS-D2	XD-D2	
SP16	R579	0.4	XD-RE#	SD-D2	
SP5	R522	0.4	MS-BS	XD-D5	
SP15	R578	0.4	SD-D3	XD-WE	
SP11	R569	0.4	SD-CLK	MS-CLK	
SP2	R511	0.4	SD_WP		
SP13	R576	0.4	XD-WP#		
SP19	R582	0.4	XD-CLE		
SP4	R510	0.4	XD-D4		
SP10	R537	0.4	MS-D3	XD-D7	
SP14	R577	0.4	XD-RB#		
SP12	R570	0.4	XD-D0		
SP17	R580	0.4	XD-ALE		
SP18	R581	0.4	XD-CE#		
SD_CMD_R	R571	0.4	SD-CMD		



CPU FAN



+5V 24,25,26,27,29,33,34,35,42

+3V 2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,27,29,30,31,32,33,34,35,36,42


+3VSUS 13,33,34,35,41,42

5 IN1 CARD-READER (PUSH-PUSH)


Support SD/SD PRO/MMC/MS/MS PRO/XD Cards

DFHD36MR005


4in1-cm4s-125-36p-r-v



<http://laptop-motherboard-schematic.blogspot.com/>




INT. SPEAKER



Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.


33,34,36,37,38,39,40,41,42,43 +5VPCU
2,3,5,6,7,10,11,12,13,14,15,16,24,25,26,27,28,29,31,32,33,34,35,36,42 +3V

normal CLOSE Line out




Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.

normal CLOSE MIC




Accelerometer Sensor

SGT-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low






5/27: NA for subwofer function



+VIN
 C872
 10uF/25V/S
 +12VAMP
 D29
 SS1040
 +12VAMP 1
 D28
 SS1040
 BCSS1040005
 d-2.65x1.6
 BCSS1040005
 d-2.65x1.6
 05/16 (PV) Change footprint for SMT line recommend
 2.05 6.7 10 1.12 1.31



T : Stuffed for RTL8111DL(10/100/1000)

```
for RTL8111DL use      close Pin 44,45
```

for RTL8111DL use




42 +3VLAVCC

Close to PIN 1

```
if ISOLATED pin
pull-low, the LAN
chip will not drive
it's PCI-E outputs
( excluding
PCIE WAKE# pin )
```

13,36



Link



```
NS892402:GIGABIT DB0AT9LAN05
```

DB0AT9LAN05


L149
RTL8111DL (Giga lan) use 4.7uH
power choke A>600mA tolerance
±15%




PROJECT : LX89
Quanta Computer Inc.

Size Custom	Document Number RTL8111DL/RJ45	Rev 1A
Date: Monday, September 28, 2009		Sheet 32 of 46


BLUETOOTH



RIGHT SIDE USBX2 for 17"




RIGHT SIDE USBX2 for 15"





SATA HDD CONNECTOR

H=2.6 footprint: "GS12201-1011-9F-20P-L"
DFHD20MR023




SATA CD-ROM

Change to ANT connector




SATA_2 HDD CONNECTOR FOR 17.3"

```
+5V: 2 A(4 Pin)
Gnd : (5 Pin)
```




SI

Change to ANT connector




USB Fingerprint CON

1. SYSTEM GND
2. SYSTEM GND
- 3.LED PWR(+5V)
- 4.USB PWR(+3V)
5. USB1.1+
6. USB1.1-




PROJECT : LX89
Quanta Computer Inc.


 NBS/RD2	PROJECT : LX89 Quanta Computer Inc.		
	Size Custom	Document Number BT/FP/USBX2/SATA HDDX2/ODD	Rev 1A
Date: Monday, September 28, 2009 Sheet 33 of 46			

Mini PCI-E Card WLAN


34




USB2.0 X 1 and E-SATA/USB2.0 COMBO



POWER BUTTON CONNECT






KEYBOARD Con.






35

TOUCH PAD CONN



<http://laptop-motherboard-schematic.blogspot.com/>







ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



<http://laptop-motherboard-schematic.blogspot.com/>










	PWRCNTL1	PWRCNTL0	V-CORE
L	0	0	1.05V
M	0	1	0.95V
H	1	0	0.9V
TBD	1	1	0.9V



20346-100n-1-10p-ldv





Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLANVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT