

AT3U BLOCK DIAGRAM


01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT




04-- 0402 footprint
06-- 0603 footprint
08-- 0805 footprint
12-- 1206 footprint
F-- 1% tolerance

<http://hobi-elektronika.net>






internal have
already build-in
33ohm damping
resistor



```
form ICS FAE
recommend(defaule is
Hi )
```



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


```
GCLK_SEL = FCTSEL1
```





FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS




PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number CLOCK GENERATOR	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 2 of 37











PROJECT : AT3U
Quanta Computer Inc

Size Custom	Document Number Crestline (VGA,DMI)	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 6 of 37










IVCCSM supply
current 1
channel
1.615A 2
channel
3.318A

POWER

POWER



GMCH 1.05V	current (A)	Remark
VCC Core	1.573	(1.3A for external GFX)
VCC_AXG	7.7	For integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	








CRESTLINE_1p0


CRESTLINE_1p0

External VGA with EV@part, Internal VGA with IV@ part




Signal	If SDVO Disable LVDS Disable	If LVD enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V











Any CFG signal strapping option not list below should be left NC Pin








SI 4/20

DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM







PROJECT : AT3U
Quanta Computer Inc.


Size Custom Document Number
DDRII SO-DIMM(200P)


Date: Wednesday, May 02, 2007 Sheet 13 of 37








Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 15 of 37	















bom create 2'nd source






SCREW HOLE



SI 4/20 del hole16




SI 4/30 del PAD1,9,10,13,16

BT PAD


PROJECT : AT3U
Quanta Computer Inc.


Size Custom	Document Number CARD READER/HOLE	Rev 1A
Date: Wednesday, May 02, 2007	Sheet 20	of 37

NB5/RD1/HW2




Size Custom	Document Number RICOH832 Controller	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 21 of 37	






0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB




AUDIO AMPLIFIER





PCSPK BEEP





LINE OUT Amplifier






E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q19	Q21
RTL8111B	Need	Need
RTL8101E	N/A	N/A



PROJECT : AT3U
Quanta Computer Inc.

LD2822F-5A5L

3VSATA_2

HDD2_VDD

T94

T91

T95

T96

SATA_TXP2 [14]

SATA_TXN2 [14]

SATA_RXN2 [14]

SATA_RXP2 [14]

+3V

+5V

0/08

0/08

R410

R375

LD2822F-5A5L

3VSATA_2

HDD2_VDD

T94

T91

T95

T96

SATA_TXP2 [14]

SATA_TXN2 [14]

SATA_RXN2 [14]

SATA_RXP2 [14]

+3V






+5V

0/08

0/08






R410

R375



[illegible]

PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number NEW CARD/BT	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 27 of 37




KEYBOARD PULL-UP



Mini PCI-E Card 1 WLAN


<http://hobi-elektronika.net>










29





Mini PCI-E Card 2

WWAN -- have 2.8A 7W power consumption
power pin 24.39.41
GND pin 37,43
need to be careful power rail





 NBS/0D1/HW2	PROJECT : AT3U Quanta Computer Inc.		
	Size Custom	Document Number CABLE DOCKING/FAN	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 30 of 37	



STRAP PIN

MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode


DEL R209,R210,R218,R219,R220




All hardware straps default internal pull-up, so don't need pull-up outside. A TEST need try --andrew ????

SELECT KBC TYPE

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808





TOUCH PAD CONNECTOR



PROJECT : AT3U
Quanta Computer Inc.



Size Custom	Document Number KB3920/ROM/TP	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 31 of 37	





Sense lines are 18 mil wide, Z0-27.4 Ohm.
Use differential routing with 7 mil spacing.
Route external layer with solid GND reference
(no split planes).
Use 25 mil separation from any other signal.

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number DDRII 1.8VSUS/SMDDR_VTERM	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 36 of 37	

