










R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM







Vender	Part	Part Number	Part Description
ICS	ICS9LVS3197	AL003197001	IC OTHER(32P) ICS9LVS3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)





1.05V <10,11,12,14,41>
1.5V <6,32>
3V <3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,29,30,31,32,35,36,38>


			PROJECT : R18D Quanta Computer Inc.	
Size	Custom	Document Number	Clock Gen(9LRS3197)	
Date:	Tuesday, February 15, 2011	Sheet	2	of 42
Rev	1A			
















 PROJECT : R18D Quanta Computer Inc.		
Size Custom	Document Number PROCESSER 57(POWER3)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet	7 of 42



IBEX PEAK-M (HDA,JTAG,SATA)








IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

IBEX PEAK-M (GND)

13



A16 swap override Strap/Top-Block Swap Override jumper

Low = A16 swap override/Top-Block Swap Override enabled High = Default

SV_SET_UP R219 10K 4 3V

SV_SET_UP 1-X High = Strong (Default)

GNT0# R271 1K 4

GNT1# R463 1K 4

Boot BIOS Strap

PC1_GNT#0	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SP1

Danbury Technology Enabled

NV_ALE High = Enable Low = Disable

DMI Termination Voltage

NV_CLE Set to Vcc when LOW Set to Vcc/2 when HIGH

No Reboot Strap


R12 MB P/N


	ID0	ID1	ID2	ID3	ID4	ID5
UMA	0	0	0	0	0	0
31R12MB0000 (P/M)	0	0	0	0	0	0
31R12MB0010 (PDT)	0	0	0	0	0	0
Seymour XT	1	0	0	0	0	0
31R12MB0020 (P/M)	1	0	0	0	0	0
31R12MB0030 (PDT)	1	0	0	0	0	0
Samsung 512	1	0	0	0	0	0
31R12MB0040 (P/M)	1	0	0	0	0	0
31R12MB0070 (PDT)	1	0	0	0	0	0
Hynix 1G	1	0	0	0	0	0
31R12MB0060 (P/M)	1	0	0	0	0	0
31R12MB0090 (P/M)	1	0	0	0	0	0
31R12MB0090 (PDT)	1	0	0	0	0	0


Board ID


Board ID	ID0	ID1	ID2	ID3	ID4	ID5
UMA	0=UMA	1=1	0=No	0=No	0=No	0=No
UMA/DIS	0=UMA	1=1	0=No	0=No	0=No	0=No
1.1/1.0	0=UMA	1=1	0=No	0=No	0=No	0=No
Reserve						
Reserve						
Reserve						
Reserve						
Reserve						




BOARD_ID1 設成HIGH 代表Rockey 1.1















	PROJECT : R18D Quanta Computer Inc.	
	Size Custom Document Number N11M-GE2(PCIE/F)	Rev 1A
Date: Tuesday, February 16, 2011 Sheet 17 of 43		





Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_4V1E	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_S1	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVIDE[3]	PCI_DEVIDE[2]	PCI_DEVIDE[1]	PCI_DEVIDE[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_81
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Samsung		PD 45K
XXXX				
XXXX				

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP



PROJECT : R18D
Quanta Computer Inc.




Document Number
N12P-GV(GPIO/STRAPS)



LID Switch



Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K






Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)

9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella
CHR : need Na R1182, add R1027 for capella

EQUALIZATION SETTING
PC1:PC0=0:0 8dB
PC1:PC0=0:1 4dB Recommended
PC1:PC0=1:0 12dB
PC1:PC0=1:1 0dB


SCLZ/SDAZ Low-level input/output Voltage
CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)
CFG1:CFG0=0:1 VIL:<0.36V VOL:0.55V
CFG1:CFG0=1:0 VIL:<0.44V VOL:0.65V
CFG1:CFG0=1:1 VIL:<0.36V VOL:0.6V




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number		
Custom	HDMI CONN		
Date: Tuesday, February 15, 2011	Sheet 23 of 42		Rev 1A


CRT PORT



HOLE



CPU




VGA





PROJECT : R18D
Quanta Computer Inc.



Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 24 of 42

CPU FAN


SATA HDD CONNECTOR



SATA ODD CONNECTOR





follow INTEL DG change eject PU to +3V.





PROJECT : R18D
Quanta Computer Inc.


Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 25 of 42	
















PROJECT : R18D
Quanta Computer Inc.


Rev	Document Number	Rev
1A	+5V/+3V (RT8206B)	1A
Date: Wednesday, February 16, 2011	Sheet: 33 of 42	









	PROJECT : R18D Quanta Computer Inc.		
	Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 36 of 42			







R12 SI for prevent interference





R12 SI for prevent interference





R12 SI for prevent interference




 PROJECT : R18D Quanta Computer Inc.		
Rev	Document Number	Rev
Custom	Dis-charge IC (G5934)	1A
Date: Wednesday, February 16, 2011	Sheet 38 of 42	








 PROJECT : R18D Quanta Computer Inc.		
Smt Custom	Document Number +1.05V (RT8238A)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 41 of 42		

-->Pre SI
Page 19
1.Delete L5005, C5096,C5097,C5098,C5099,CS100 and connect +SP_PLLVDD to +NV_PLLVDD
2.L5004 change to bead 220ohm (ESR=0.5) 0603.
3.C5085 change to 22uF_0805
Page 11
1.delete Q35.
Page 17
1.delete L5000 and C5074.
2.connect +3V GFX to GPU ball A09 with a 0.1uF cap C5075.
3.New add R5060 for test
4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.
5.C5073 should be 4.7uF X7R 0805.
6.C5072 should be 1uF X7R 0603.
7.C5071 should be 0.1uF X7R 0402.
8.PCIE change to PEX_TX0-7 and PEX_EX0-7 on GPU side for X8 lane configuration
9.unstuff R5009 and R5008 Q5002 stuff for test
9.delete L5002 for Wiidai recommend
Page 18
1.L5003 change to bead 30ohm (ESR=0.01) 0603.
2.C5085 change to 1uF_X7R_0603
3.Delete C5084.
Page 21
1.R5096 and R5103 change to 162ohm_1%.
Page 31
1.New add R5105 and R5106 2.2K pull up resistors to +3V for GPUT_CLK and GPUT_DATA on EC side.
2.Delete D20,Q25,D19,R500.
Page 20
1.delete R5081,R5082,R5082.
2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1
3.Change R5047 to 5K pull up for ROM_SCLK
4.Change R5080 to 10K for JTAG_TRST# pull down.
5.R5084 can be no stuff for JTAG_TCK
6.New add Q5010 for AC/Batt# function.
7.New add Q5011.



PROJECT : R18D
Quanta Computer Inc.

Rev C	Document Number Change list	Rev 2A
Date: Wednesday, February 16, 2011 1 Sheet 42 of 42		