


# R03/V03 UMA BLOCK DIAGRAM

**LAYER 1 : TOP**  
**LAYER 2 : GND**  
**LAYER 3 : IN1**  
**LAYER 4 : IN2**  
**LAYER 5 : GND**  
**LAYER 6 : BOT**





power State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_GFX_CORE	
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	


SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								









# Sandy Bridge Processor (DMI, PEG, FDI)



## DP & PEG Compensation




## eDP Hot-plug (Disable)





## Sandy Bridge Processor (CLK,MISC,JTAG)




**Schematic C/L\_v1.0, P56 (PU,PD 1k/J)**  
(Intel and PD3)  
Reserve (Intel confirm now)

SM\_RCOMP\_0, SM\_RCOMP\_1 20mil  
SM\_RCOMP\_2 15mil,

XDP\_DBRST# use a 1k pull-up to 3.3V\_S  
TRST# use a 51ohm pull down.

**When MP, JTAG PU/PD resistor can be removed?**  
Need to confirm with Intel

IN	OUT
L	L
H	High-Z




### Change OD part same with PDC


Copy from PDC

**R8239, R8241 change to 5%**

Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	H



Follow #DG1.0 436735 P107  
DRAMRST# Routing Illustration



**Quanta Computer Inc.**


PROJECT : R03/V03

Size	Document Number	Rev
	<b>Sandy Bridge 2/5</b>	2A
Date:	Monday, January 24, 2011	Sheet 5 of 42

<http://hobi-elektronika.net>



## Sandy Bridge Processor (DDR3)





# Sandy Bridge Processor (POWER)

## POWER

**CPU Core Power**  
SNB 45W:95A  
470uF/4mohm x 4  
22uF x 16  
10uF x 10

**CPU VTT**  
SNB 45W:8.5A  
330uF/6mohm x 2  
22uF x 12  
22uF x 7 (Non-stuff)

**CPU VGTT**  
SNB 45W:22A  
22uF x 12

# Sandy Bridge Processor (GRAPHIC POWER)

## POWER

### SENSE LINES

### VREF

### DDR3 - 1.5V RAILS

### SA RAIL

### MISC

**CPU MCH**  
SNB 45W: 5A  
330uF/6mohm x 1  
10uF x 6

**CPU SA**  
SNB 45W: 6A  
330uF/7mohm x 1  
10uF x 3

**CPU VCCPL**  
SNB 45W:3A  
330uF/7mohm x 1  
10uF x 1  
1uF x 2

### PEG AND DDR

### SVID

### SENSE LINES

Sandy Bridge\_rPGA\_4SODIMM\_Rev1p0

Change R8281,R8285, R8704,R8329 to +/-5%  
54.9 ohm has no 5%

Layout note: need routing together and ALERT need between CLK and DATA

### SVID CLK

Place PU resistor close to CPU

### SVID DATA

Place PU resistor close to CPU


### SVID ALERT

### S3 Power reduce

Take care Q3509 Vgs(MAX)=2.5



## Sandy Bridge Processor (RESERVED, CFG)



The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP

Disable; No physical DP attached to eDP



PROJECT : R03/V03

Size	Document Number	Rev
	<b>Sandy Bridge 5/5</b>	2A
Date:	Monday, January 24, 2011	Sheet 8 of 42



**Cougar Point (DMI, FDI, PM)**

**DMI**

**FDI**

**System Power Management**

**PCH Pull-high/low (CLG)**

**System PWR\_OK (CLG)**

**Quanta Computer Inc.**

**PROJECT : R03/V03**

**Cougar Point 1/7**

**Size** **Document Number** **Rev**

**Date** **Monday, January 24, 2011** **Sheet** **9** **of** **42** **2A**

<http://hobi-elektronika.net>

**Cougar Point (DMI, FDI, PM)**

**DMI**

**FDI**

**System Power Management**

**PCH Pull-high/low (CLG)**

**System PWR\_OK (CLG)**

**On Die DSW VR Enable**

High = Enable (Default)
Low = Disable

<http://hobi-elektronika.net>

**Quanta Computer Inc.**

**PROJECT : R03/V03**





**Cougar Point 1/7**

Size Document Number

Date: Monday, January 24, 2011

Sheet 9 of 42

Rev 2A



**Cougar Point (DMI, FDI, PM)**

**DMI/FDI Interface:**

- DMI\_RXN0, DMI\_RXN1, DMI\_RXN2, DMI\_RXN3, DMI\_RXP0, DMI\_RXP1, DMI\_RXP2, DMI\_RXP3, DMI\_TXN0, DMI\_TXN1, DMI\_TXN2, DMI\_TXN3, DMI\_TXP0, DMI\_TXP1, DMI\_TXP2, DMI\_TXP3
- FDI\_RXN0, FDI\_RXN1, FDI\_RXN2, FDI\_RXN3, FDI\_RXN4, FDI\_RXN5, FDI\_RXN6, FDI\_RXN7, FDI\_TXN0, FDI\_TXN1, FDI\_TXN2, FDI\_TXN3, FDI\_TXN4, FDI\_TXN5, FDI\_TXN6, FDI\_TXN7, FDI\_TXP0, FDI\_TXP1, FDI\_TXP2, FDI\_TXP3, FDI\_TXP4, FDI\_TXP5, FDI\_TXP6, FDI\_TXP7

**Power Management:**

- ME\_SUS\_PWR\_ACK, SYS\_RESET#, SYS\_PWROK, RSMRST#, ME\_SUS\_PWR\_ACK, SIO\_PWRBTN#, AC\_PRESENT, PM\_BATLOW#, PM\_RL#
- SUSACK#, SYS\_RESET#, SYS\_PWROK, RSMRST#, ME\_SUS\_PWR\_ACK, SIO\_PWRBTN#, AC\_PRESENT, PM\_BATLOW#, PM\_RL#

**PCH Pull-high/low (CLG):**


- PM\_RL#, PM\_BATLOW#, PCIE\_WAKE#, SIO\_SLP\_LAN#, ME\_SUS\_PWR\_ACK, AC\_PRESENT

**System PWR\_OK (CLG):**

- SYS\_PWROK, IMVP\_PWROK

**Notes:**

- 02/20 Pre-ES1 can Stuff R8292 for timing
- On Die DSW VR Enable: High = Enable (Default), Low = Disable





Cougar Point (GND)





5 4 3 2 1

**Cougar Point (HDA, JTAG, SATA)**

**RTC**

- FWH0 / LAD0
- FWH1 / LAD1
- FWH2 / LAD2
- FWH3 / LAD3
- FWH4 / LFRAME#
- LDRQ0#
- LDRQ1# / GPIO23
- SERIRQ

**LPC**

- C38
- A38
- B37
- C37
- D36
- E36
- K36
- V5

**SATA**

- SATA0RXN
- SATA0RXP
- SATA0TXN
- SATA0TXP
- SATA1RXN
- SATA1RXP
- SATA1TXN
- SATA1TXP
- SATA2RXN
- SATA2RXP
- SATA2TXN
- SATA2TXP
- SATA3RXN
- SATA3RXP
- SATA3TXN
- SATA3TXP
- SATA4RXN
- SATA4RXP
- SATA4TXN
- SATA4TXP
- SATA5RXN
- SATA5RXP
- SATA5TXN
- SATA5TXP

**HDA**

- HDA\_BCLK
- HDA\_SYNC
- SPKR
- HDA\_RST#
- HDA\_SDIN0
- HDA\_SDIN1
- HDA\_SDIN2
- HDA\_SDO
- HDA\_DOCK\_EN# / GPIO33
- HDA\_DOCK\_RST# / GPIO13

**JTAG**

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO

**SPI**

- SPI\_CLK
- SPI\_CS0#
- SPI\_CS1#
- SPI\_MOSI
- SPI\_MISO

**ESATA**

- SATA\_RXN4
- SATA\_RXP4
- SATA\_TXN4
- SATA\_TXP4

**Take care while using GPIO19 for Hot Plug function**

**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC_R

**PCH JTAG Debug (CLG)**

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

+3.3V\_RUN

+3.3V\_SUS

+RTC\_CELL

R121 20K

R132 20K

C162 1u/6.3V/50V

C174 1u/6.3V/50V

R110 200 4

R76 200 4

R375 200 4

R98.1 2 100 4

R77.1 2 100 4

R376 2 100 4

R367 51 4

R8356 change 4.7k to 51ohm 5/3 (Intel)

**Quanta Computer Inc.**

**PROJECT : R03/V03**

Size Document Number Rev 2A

**Cougar Point 3/7**

Date: Monday, January 24, 2011 Sheet 11 of 42

http://hobi-elektronika.net

5 4 3 2 1

**Cougar Point (HDA, JTAG, SATA)**

**RTC**

- FWH0 / LAD0
- FWH1 / LAD1
- FWH2 / LAD2
- FWH3 / LAD3
- FWH4 / LFRAME#
- LDRQ0#
- LDRQ1# / GPIO23
- SERIRQ

**LPC**

- C38
- A38
- B37
- C37
- D36
- E36
- K36
- V5

**SATA**

- SATA0RXN
- SATA0RXP
- SATA0TXN
- SATA0TXP
- SATA1RXN
- SATA1RXP
- SATA1TXN
- SATA1TXP
- SATA2RXN
- SATA2RXP
- SATA2TXN
- SATA2TXP
- SATA3RXN
- SATA3RXP
- SATA3TXN
- SATA3TXP
- SATA4RXN
- SATA4RXP
- SATA4TXN
- SATA4TXP
- SATA5RXN
- SATA5RXP
- SATA5TXN
- SATA5TXP

**HDA**

- HDA\_BCLK
- HDA\_SYNC
- SPKR
- HDA\_RST#
- HDA\_SDIN0
- HDA\_SDIN1
- HDA\_SDIN2
- HDA\_SDO
- HDA\_DOCK\_EN# / GPIO33
- HDA\_DOCK\_RST# / GPIO13

**JTAG**

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO

**SPI**

- SPI\_CLK
- SPI\_CS0#
- SPI\_CS1#
- SPI\_MOSI
- SPI\_MISO

**ESATA**

- SATA\_RXN4
- SATA\_RXP4
- SATA\_TXN4
- SATA\_TXP4

**Take care while using GPIO19 for Hot Plug function**

**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC_R

**PCH JTAG Debug (CLG)**

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

+3.3V\_RUN

+3.3V\_SUS

+RTC\_CELL

R121 20K

R132 20K

C162 1u/6.3V/50V

C174 1u/6.3V/50V

R110 200 4

R76 200 4

R375 200 4

R98 1 2 100 4

R77 1 2 100 4

R376 2 100 4

R367 51 4

R8356 change 4.7k to 51ohm 5/3 (Intel)

**Quanta Computer Inc.**

**PROJECT : R03/V03**

Size Document Number Rev 2A

**Cougar Point 3/7**

Date: Monday, January 24, 2011 Sheet 11 of 42

http://hobi-elektronika.net

5 4 3 2 1

**Cougar Point (HDA, JTAG, SATA)**

**RTC**

- FWH0 / LAD0
- FWH1 / LAD1
- FWH2 / LAD2
- FWH3 / LAD3
- FWH4 / LFRAME#
- LDRQ0#
- LDRQ1# / GPIO23
- SERIRQ

**LPC**

- C38
- A38
- B37
- C37
- D36
- E36
- K36
- V5

**SATA**

- SATA0RXN
- SATA0RXP
- SATA0TXN
- SATA0TXP
- SATA1RXN
- SATA1RXP
- SATA1TXN
- SATA1TXP
- SATA2RXN
- SATA2RXP
- SATA2TXN
- SATA2TXP
- SATA3RXN
- SATA3RXP
- SATA3TXN
- SATA3TXP
- SATA4RXN
- SATA4RXP
- SATA4TXN
- SATA4TXP
- SATA5RXN
- SATA5RXP
- SATA5TXN
- SATA5TXP

**HDA**

- HDA\_BCLK
- HDA\_SYNC
- SPKR
- HDA\_RST#
- HDA\_SDIN0
- HDA\_SDIN1
- HDA\_SDIN2
- HDA\_SDO
- HDA\_DOCK\_EN# / GPIO33
- HDA\_DOCK\_RST# / GPIO13

**JTAG**

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO

**SPI**

- SPI\_CLK
- SPI\_CS0#
- SPI\_CS1#
- SPI\_MOSI
- SPI\_MISO

**ESATA**

- SATA\_RXN4
- SATA\_RXP4
- SATA\_TXN4
- SATA\_TXP4

**Take care while using GPIO19 for Hot Plug function**

**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC_R

**PCH JTAG Debug (CLG)**

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

+3.3V\_RUN

+3.3V\_SUS

+RTC\_CELL

R121 20K

R132 20K

C162 1u/6.3V/50V

C174 1u/6.3V/50V

R110 200 4

R76 200 4

R375 200 4

R98 1 2 100 4

R77 1 2 100 4

R376 2 100 4

R367 51 4

R8356 change 4.7k to 51ohm 5/3 (Intel)

**Quanta Computer Inc.**



**PROJECT : R03/V03**

Size Document Number Rev 2A

**Cougar Point 3/7**

Date: Monday, January 24, 2011 Sheet 11 of 42

http://hobi-elektronika.net



5 4 3 2 1

**Cougar Point (HDA, JTAG, SATA)**

**RTC**

- FWH0 / LAD0
- FWH1 / LAD1
- FWH2 / LAD2
- FWH3 / LAD3
- FWH4 / LFRAME#
- LDRQ0#
- LDRQ1# / GPIO23
- SERIRQ

**LPC**

- C38
- A38
- B37
- C37
- D36
- E36
- K36
- V5

**SATA**

- SATA0RXN
- SATA0RXP
- SATA0TXN
- SATA0TXP
- SATA1RXN
- SATA1RXP
- SATA1TXN
- SATA1TXP
- SATA2RXN
- SATA2RXP
- SATA2TXN
- SATA2TXP
- SATA3RXN
- SATA3RXP
- SATA3TXN
- SATA3TXP
- SATA4RXN
- SATA4RXP
- SATA4TXN
- SATA4TXP
- SATA5RXN
- SATA5RXP
- SATA5TXN
- SATA5TXP

**HDA**

- HDA\_BCLK
- HDA\_SYNC
- SPKR
- HDA\_RST#
- HDA\_SDIN0
- HDA\_SDIN1
- HDA\_SDIN2
- HDA\_SDO
- HDA\_DOCK\_EN# / GPIO33
- HDA\_DOCK\_RST# / GPIO13

**JTAG**

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO

**SPI**

- SPI\_CLK
- SPI\_CS0#
- SPI\_CS1#
- SPI\_MOSI
- SPI\_MISO

**ESATA**

- SATA\_RXN4
- SATA\_RXP4
- SATA\_TXN4
- SATA\_TXP4

**Take care while using GPIO19 for Hot Plug function**

**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC_R

**PCH JTAG Debug (CLG)**

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

+3.3V\_RUN

+3.3V\_SUS

+RTC\_CELL

R121 20K

R132 20K

C162 1u/6.3V/50V

C174 1u/6.3V/50V

R110 200 4

R76 200 4

R375 200 4

R98 1 2 100 4

R77 1 2 100 4

R376 2 100 4

R367 51 4

R8356 change 4.7k to 51ohm 5/3 (Intel)

**Quanta Computer Inc.**

**PROJECT : R03/V03**

Size Document Number

**Cougar Point 3/7**

Date: Monday, January 24, 2011 Sheet 11 of 42

Rev 2A

<http://hobi-elektronika.net>

5 4 3 2 1

**Cougar Point (HDA, JTAG, SATA)**

**RTC**

- FWH0 / LAD0
- FWH1 / LAD1
- FWH2 / LAD2
- FWH3 / LAD3
- FWH4 / LFRAME#
- LDRQ0#
- LDRQ1# / GPIO23
- SERIRQ

**LPC**

- C38
- A38
- B37
- C37
- D36
- E36
- K36
- V5

**SATA**

- SATA0RXN
- SATA0RXP
- SATA0TXN
- SATA0TXP
- SATA1RXN
- SATA1RXP
- SATA1TXN
- SATA1TXP
- SATA2RXN
- SATA2RXP
- SATA2TXN
- SATA2TXP
- SATA3RXN
- SATA3RXP
- SATA3TXN
- SATA3TXP
- SATA4RXN
- SATA4RXP
- SATA4TXN
- SATA4TXP
- SATA5RXN
- SATA5RXP
- SATA5TXN
- SATA5TXP

**HDA**

- HDA\_BCLK
- HDA\_SYNC
- SPKR
- HDA\_RST#
- HDA\_SDIN0
- HDA\_SDIN1
- HDA\_SDIN2
- HDA\_SDO
- HDA\_DOCK\_EN# / GPIO33
- HDA\_DOCK\_RST# / GPIO13

**JTAG**

- JTAG\_TCK
- JTAG\_TMS
- JTAG\_TDI
- JTAG\_TDO

**SPI**

- SPI\_CLK
- SPI\_CS0#
- SPI\_CS1#
- SPI\_MOSI
- SPI\_MISO

**ESATA**

- SATA\_RXN4
- SATA\_RXP4
- SATA\_TXN4
- SATA\_TXP4

**Take care while using GPIO19 for Hot Plug function**

**PCH Strap Table**

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ_SYNC_R

**PCH JTAG Debug (CLG)**

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)

+3.3V\_RUN

+3.3V\_SUS

+RTC\_CELL

R121 20K

R132 20K

C162 1u/6.3V/50V

C174 1u/6.3V/50V

R110 200 4

R76 200 4

R375 200 4

R98 1 2 100 4

R77 1 2 100 4

R376 2 100 4

R367 51 4

R8356 change 4.7k to 51ohm 5/3 (Intel)

**Quanta Computer Inc.**

**PROJECT : R03/V03**

Size Document Number Rev 2A

**Cougar Point 3/7**

Date: Monday, January 24, 2011 Sheet 11 of 42

http://hobi-elektronika.net




[illegible]








# Cougar Point-M (PCI-E, SMBUS, CLK)




## Stuff for Integrated CLK Gen Mode





# Cougar Point (GPIO,VSS\_NCTF,RSVD)


Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



Ask Intel, what's the function?

Add Description in EC GPIO table (keyboard controller reset)


## GPIO Pull-up/Pull-down(CLG)



## Can be del



## Have to Reserve



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

MFG-TEST

## Can be del



Quanta Computer Inc.

PROJECT : R03/V03

Cougar Point 6/7

Size	Document Number	Rev
Date: Monday, January 24, 2011	Sheet 14 of 42	2A

## SGPIO Confirm with Intel

BMBUSY#:(Intel feedback)  
Follow CRB checklist, 1K is for intel BIOS validation purpose.



BMBUSY#:  
If not used, require a weak pull-up (8.2-KΩ to 10-KΩ) to Vcc3.3.  
If not used, require a weak pull-down (100 ohm on this net for validation purpose.


<http://shop.elektronika.net>

DMI TERMINATION VOLTAGE OVERRIDE


Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



```
VccADAC = 1mA (8mils)
```




Cougar Point (POWER)






# H=8.0mm,RVS




















## HDMI HPD



<http://hebi-elektronika.net>




**Quanta Computer Inc.**  
PROJECT : R03/V03



# ESATA + USB Conn + Power share





## S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65  
MP(PG1.1): Remove R66, Stuff R65

	R8224	mA
OC limitation	100k ohm	480
	22.1k ohm	2171
		Applied Now



## E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB






Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost

Solve ESATA 2M test fail issue,  
change emphasis setting  
<http://hobi-elektronika.net>





## SATA Connector UM8




## ODD Connector

Change connector as ME request



DG: Place TX cap close to connector




### Backwards Compatibility



change RUN to ALW, change TRANS MOS for cost down



### 3-axis Fall Sensor (HDD data protector)



From FM9




**Quanta Computer Inc.**  
PROJECT : R03/V03

Size	Document Number	Rev
	<b>SATA HDD/ODD</b>	2A
Date: Monday, January 24, 2011	Sheet 21 of 42	


<http://hobi-elektronika.net>





[illegible]

Pin connection diagram for DLP111SN900HL2L. The device is shown as a central component with pins 1, 2, 3, and 4. Pin 1 is connected to USBP8N (pin 12), and pin 2 is connected to USBP8 D- (pin 12). Pin 3 is connected to USBP8 D+ (pin 12), and pin 4 is connected to USBP8P (pin 12). The device is labeled DLP111SN900HL2L and has a pin range of L43 to T206.















## HOTKEY CON



## MB to Express Card Board









INTERNAL SUBWOOFER AMP Only for 17''





+5V\_SPK\_AMP

R513  
100K


SYNC

R512  
\*100K\_NC

SYNC	Condition
VDD	Spread-spectrum mode with fS = 1200kHz ±70kHz.
GND	Fixed-frequency mode with fS = 1100kHz.
FLOAT	Fixed-frequency mode with fS = 1500kHz.
Clocked	Fixed-frequency mode with fS = external clock frequency.



place close to connector side



Change to X7R

+5V\_SPK\_AMP

R503  
\*100K\_NC


AUD\_SUB\_GAIN1

R504  
100K


GAIN1	GAIN2	GAIN
0	0	24dB
1	0	18dB
0	1	12dB
1	1	6dB




## For EC 4Mbit (512K Byte)



## For PCH 32Mbit (4M Byte)



## RTC






james command change part number

Double, 25°C, Vf=0.4V, If=25mA  
one, 25°C, Vf=0.35V, If=15.8mA

## Touch Screen Module

Note:

1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.






# Touch Pad

The schematic diagram illustrates the electrical connections for a Touch Pad. Key components and connections include:

- Power Supplies:** +3.3V\_RUN and +3.3V\_SUS are the primary power sources.
- Resistors:** RP1 (4.7KX2) is a pull-up resistor for the TP\_CLK signal. R182 (100K) is a resistor connected to the +3.3V\_SUS supply.
- Capacitors:** C257, C256, C272, C271, C278, C268, C290, C273, and C268 are used for decoupling and timing.
- ICs:** ACS\_88513-080N is the LED driver, and Q13 (2N7002-W-7F) is a MOSFET used for the TP\_LED2 signal.
- Connectors:** L9, L8, and JP1 are connectors used for signal routing.

[illegible]

### Biometric Finger Printer


The diagram shows a USB cable connected to a J6 connector. The J6 connector is connected to a +3.3V\_RUN supply through a capacitor C280 (12pF/50V\_NC). The J6 connector is also connected to a +3.3V\_RUN supply through a capacitor C280 (12pF/50V\_NC). The J6 connector is connected to a +3.3V\_RUN supply through a capacitor C280 (12pF/50V\_NC). The J6 connector is connected to a +3.3V\_RUN supply through a capacitor C280 (12pF/50V\_NC).

# KEYBOARD CONNECTOR


The diagram illustrates the pin connections for a keyboard connector, specifically the 51510-03041-001 component. The component has 30 pins, numbered 1 to 30, with GND1 at pin 1 and GND2 at pin 30. The connections are as follows:

- Pin 30 (GND2):** Connected to a ground symbol.
- Pin 29:** Marked with an 'X', indicating a connection point.
- Pin 28:** Connected to a ground symbol.
- Pin 27:** Connected to CAP\_LED.
- Pin 26:** Connected to KSO10.
- Pin 25:** Connected to KSO11.
- Pin 24:** Connected to KSO9.
- Pin 23:** Connected to KSO14.
- Pin 22:** Connected to KSO13.
- Pin 21:** Connected to KSO15.
- Pin 20:** Connected to KSO16.
- Pin 19:** Connected to KSO12.
- Pin 18:** Connected to KSO0.
- Pin 17:** Connected to KSO2.
- Pin 16:** Connected to KSO1.
- Pin 15:** Connected to KSO3.
- Pin 14:** Connected to KSO8.
- Pin 13:** Connected to KSO6.
- Pin 12:** Connected to KSO7.
- Pin 11:** Connected to KSO4.
- Pin 10:** Connected to KSO5.
- Pin 9:** Connected to KSI0.
- Pin 8:** Connected to KSI3.
- Pin 7:** Connected to KSI1.
- Pin 6:** Connected to KSI6.
- Pin 5:** Connected to KSI2.
- Pin 4:** Connected to KSI4.
- Pin 3:** Connected to KSI5.
- Pin 2:** Connected to KSI7.
- Pin 1 (GND1):** Connected to a ground symbol.
- Pin 30:** Connected to CON1.
- Pin 29:** Connected to KB\_DET#.
- Pin 28:** Connected to +3.3V\_ALW.
- Pin 27:** Connected to R303.
- Pin 26:** Connected to 10K\_4.
- Pin 25:** Connected to 1.
- Pin 24:** Connected to 2.
- Pin 23:** Connected to 4.







### MB to LED Board conn







## 3VALW ON POWER LOGIC



## PWR button board form UM7




## Instant ON function







## FAN CONTROL




<http://hobi-elektronika.net>














CPU bracket  
H10 Intel-cpu-bkt2  
Intel-cpu-bkt2



H6, H11 on the button side













**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2UH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

2A

<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size: Document Number: **SYSTEM 5V/3V (RT8206BGQW)** Rev: 2A

Date: Monday, January 24, 2011 Sheet: 36 of 42

**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2UH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size Document Number  
**SYSTEM 5V/3V (RT8206BGQW)** Rev 2A

Date: Monday, January 24, 2011 Sheet 36 of 42

**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2UH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size Document Number  
**SYSTEM 5V/3V (RT8206BGQW)** Rev 2A

Date: Monday, January 24, 2011 Sheet 36 of 42

**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2uH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size Document Number  
**SYSTEM 5V/3V (RT8206BGQW)**  
Date: Monday, January 24, 2011 Sheet 36 of 42 Rev 2A

**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2uH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

<http://hobi-elektronika.net>

**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size Document Number  
**SYSTEM 5V/3V (RT8206BGQW)**  
Date: Monday, January 24, 2011 Sheet 36 of 42 Rev 2A

**DC/DC +3V\_ALW/+5V\_ALW /+15V\_ALW**

**+5V\_ALW**  
TDC : 12A  
OCP: 16.8A  
Freq : 400KHz

**+3.3V\_ALW**  
TDC : 8A  
OCP: 11.5A  
Freq : 500KHz

**+3.3V/+5V\_ALW**  
Control IC: RT8206BGQW  
H/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: AO4496 , Rds(on)=26mohm, PD:3.1W  
Inductor: 2.2uH +-30% 15A EPI0603H-2R2M-K01 (TTA) , DCR=18mohm  
Output Cap: 1\*150U 6.3V ESR25

TONSEL	GND
FREQ	OUT1/400K , OUT2/500K

<http://hobi-elektronika.net>


**Quanta Computer Inc.**  
**PROJECT : R03/V03**

Size Document Number  
**SYSTEM 5V/3V (RT8206BGQW)**  
Date: Monday, January 24, 2011 Sheet 36 of 42 Rev 2A










<http://hobi-elektronika.net>





+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low




**Quanta Computer Inc.**

**PROJECT : R03/V03**

**VCCSA (TPS51461)**

Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 39 of 42














<http://hobi-elektronika.net>