





# LG2/4 (14"/15.6") MUXLESS and Dis. BLOCK DIAGRAM 01


## PCB 8L STACK UP

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1(High)  
LAYER 4 : IN2(Low)  
LAYER 5 : SVCC  
LAYER 6 : IN3  
LAYER 7 : GND  
LAYER 8 : BOT






## FDI disable (DIS only stuff)




FDI\_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).

## PEG x16 disable (UMA only remove)




0.22uF AC coupling Caps for PCIe GEN1/2/3



0.22uF AC coupling Caps for PCIe GEN1/2/3


## DP &amp; PEG Compensation




eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG\_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG\_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

## DDR3 DRAM RESET



## Processor pull-up (CPU)






## PROJECT : LG2/4 DIS Quanta Computer Inc.




Size	Document Number	Rev
Custom	NB 1/4 (PCIE&DMI&FDI)	3A
Date: Wednesday, May 18, 2011	Sheet 2 of 47	

## Sandy Bridge Processor (DDR3)






## Sandy Bridge Processor (GND)



## Sandy Bridge Processor (RESERVED, CFG)




## Processor Strapping


The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



**PROJECT : LG2/4 DIS**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>SNB 4/4 (GND)</b>	Rev 3A
Date: Thursday, May 19, 2011		Sheet 5 of 47




## Cougar Point (DMI, FDI, PM)

## Cougar Point (LVDS, DDI)

06




# Cougar Point (HDA, JTAG, SATA)



## RTC Clock 32.768KHz

07




HDD0 (SATA3 6.0Gb/s)

2nd HDD0 (SATA3 6.0Gb/s)


ODD

MINISATA (SATA1 1.5Gb/s)

## RTC Circuitry(RTC)




## HDA Bus(CLG)



## PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R8349 1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R8350 1K 4 R9138 10K 4 +3V PCI_GNT3# [8]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R8351 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R8355 1K 4 ACZ_SDO [32]
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R8358 1K 4 R8357 1K 4 BBS_BIT0 [8]
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
GNT2# / GPIO53	ESI strap (Server only)	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R8359 1K 4 INV_ALE [8]
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	weak pull-down 20kohm	+1.8V R8360 2.2K 4 R8361 1K 4 INV_CLE [8] H_SNB_IVB# [2]
NV_CLE	DMI Termination voltage	PWROK	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V5 R9146 1K 4 ACZ_SYNC
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	[32] ACZ_SDO ACZ_SDO R8362 1K 4 +3.3A_1.5A_HDA_IO
HDA_SDO	Flash Descriptor Security	PWROK	Should be pull-down (weak pull-up 20K)	R8365 1K 4 ICC_EN# [9]
GPIO8	Integrated Clock Chip Enable	RSMRST#	0 = Disable 1 = Enable (Default)	R8366 1K 4 PLL_ODVR_EN [9]
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R8398 1K 4 +3V
SPI_MOSI	ITPM function Disable	APWROK		




PROJECT : LG2/4 DIS  
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 3A
Date: Thursday, May 19, 2011	Sheet 7 of 47	


### PCI/USBOC# Pull-up(CLG)




Cougar Point-M (PCI, USB, NVRAM)




Cougar Point-M (PCI-E, SMBUS, CLK)




PLTRST#(CLG) +3VS5




### SMBus/Pull-up(CLG)




**CLK\_REQ/Strap Pin(CLG)**






## PCIE Clock



### SMBus/Pull-up(CLG)









BIOS RECOVERY

High = Disable (Default)
Low = Enable



Size Custom	Document Number <b>PCH 4/6 (GPIO/MISC)</b>	Rev 3A
Date: Wednesday, May 18, 2011		Sheet 9 of 47



[illegible]

Add Board ID6. Board ID7 FOR CB Project

# Cougar Point-M (POWER)


# COUGAR POINT (POWER)

10




UMA & Muxless Only, If have power noise issue then stuff it.

## IBEX PEAK-M (GND)



## IBEX PEAK-M (GND)




PROJECT : LG2/4 DIS  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 6/6 (GND)	3A
Date: Wednesday, May 18, 2011 Sheet 11 of 47		





--	--






DDR3-DIMM1\_H-9.2\_RVS  
DDR-AS0A626-UARN-7F-204P  
DGMK4000029  
IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)

Place these Caps near So-Dimm1.




DDR3-DIMM1\_H-9.2\_RVS  
DDR-AS0A626-UARN-7F-204P  
DGMK4000029  
IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)

DDR3 Thermal Sensor



VREF DQ1 M1 Solution





















CONFIGURATION STRAPS			RECOMMENDED SETTINGS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRs_ENB	GPIO0	<b>Transmitter Power Savings Enable</b> 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	<b>PCI Express Transmitter De-emphasis Enable</b> 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11








**CHANNEL B: 256MB/512MB DDR3**





For DIS HDMI Only




Select	
Dis	Ra
Muxless	Rb

Ra


Select	
Dis	Ra
Muxless	Rb

Rb

For Muxless/UMA HDMI function




DIS: 4.7K  
UMA/Muxless: 2.2K




Select	
Dis	Ra
Muxless	Rb

Select	
Dis	Ra
Muxless	Rb




DIS 499 ohm ; UMA/Muxless 680 ohm  
Close connector < 50 mil



Close connector < 50 mil

C_TXC_HDMI+	R135	150/F_4	C_TXC_HDMI-
C_TX0_HDMI+	R136	150/F_4	C_TX0_HDMI-
C_TX1_HDMI+	R141	150/F_4	C_TX1_HDMI-
C_TX2_HDMI+	R142	150/F_4	C_TX2_HDMI-

DV2 Change to 150 ohm




**PROJECT : LG2/4 DIS**  
**Quanta Computer Inc.**




Size Custom	Document Number <b>HDMI and connector</b>	Rev 3A
Date: Friday, May 20, 2011	Sheet 21 of 47	



[6,7,10,17,22,23,25,29,30,31,41] +5V  
[2,6,7,8,9,10,12,13,14,17,22,23,24,25,26,27,28,29,30,31,32,37,39,41,42] +3V




















Share Pin

7-in-1  
flash media  
slot(SD / SDHC / SDXC(UHS 104) / MS/MMC/ XD/ MSP)












PV change to short pad



GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36




[22,29,33,34,35,36,37,40,41,42,43] +VIN  
[6,7,10,17,21,22,23,25,29,30,31,41] +5V  
[2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,27,28,29,30,31,32,37,39,41,42] +3V






PROJECT : LG2/4 DIS  
Quanta Computer Inc.

Size Custom	Document Number <b>Audio Jack/Accelerometer</b>	R
Date: Wednesday, May 18, 2011	Sheet 26 of 47	

## Atheros Lan





CTL1	CTL2	CTL3	TPS2540 Control Truth Table
0	0	0	Out Discharge ,Power switch OFF
0	X	1	Dedicated charging port, auto-detect (DCP)
X	1	0	Standard downstream port, USB 2.0 Mode.(SDP)
1	1	1	Charging downstream port, BC1.2 (draft).(CDP)





LGE SPEC	S0/S3		S4/S5	
	AC Mode	DC Mode	AC Mode	DC Mode
change mode	CDP	CDP	DCP	DCP
user define Battery % and wake up from USB		SDP		OFF

	Select
USB3.0	Ra
USB2.0	Rb

### Charger USB

Add R10911,R10912,R10596 for TPS2543

Ios = 48000/RILIM0  
default: Auto-detect






**PROJECT : LG2/4 DIS**  
Quanta Computer Inc.




Size Custom	Document Number USB 3.0 Controller (VIA_VL801)	Rev 3A
Date: Thursday, May 19, 2011	Sheet 28 of 47	

# Mini PCI-E Card 1 - Half WLAN




## Avoid leakage issue




LGE mini-pcie power status		
WLAN	Bluetooth	+3V WLAN P
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF

# Mini PCI-E Card 2- Full size MINISATA



## Power Plan Cap for EMI




PROJECT : LG2/4 DIS  
Quanta Computer Inc.

Size Custom	Document Number	Rev 3A
	MINI PCIE CONN	
Date: Wednesday, May 18, 2011	Sheet 29 of 47	




## MAIN SATA HDD

DC Current rating: 0.5 A




## 2nd SATA HDD for 17"

DC Current rating: 0.5 A



## SATA CD-ROM To ODD Board

30




For 17" place

2.5A >100mils

For 14"/15" place


2.5A >100mils



Ra FOR 14"/15"


Rb FOR 17"

Ra




Rb

Rb



CPU





[6,7,10,17,21,22,23,25,29,31,41] +5V


[6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,27,28,29,31,32,37,38,41,42] +3V

[41,43] +12VALW

## CPU FAN




## USB / Power LED & SW for 14"/15"/17" To USB Board



Led1 Select	
LG	Ra
CB	Rb


## Power SW for 17"



### LED Select Pin


Led1 Select		Led2 P/N	
LG	Ra	LG	BEWH0051Z00
CB	Rb	CB	BEWY0007ZA0

10 mils (250mA)




## TOUCH PAD CONNECTOR To Click Board & FP


Update TPC9 footprint & P/N...0303




## LID / MUTE / VU UP / VU DO To AD Function Board




## TP Button CONNECTOR To Touch Pad




### KEYBOARD PULL-UP



## KEYBOARD Con.



## BLUETOOTH




**PROJECT : LG2/4 DIS**  
**Quanta Computer Inc.**

Size Custom	Document Number BT/USB/eSATA	Rev 3A
Date: Wednesday, May 18, 2011		




**TOP DC\_JACK  
90W/120W(QC)**

**LG2\_DIS only**



### EMI Suggestion




**PROJECT : LGx MUXLESS**  
Quanta Computer Inc.

Size Custom	Document Number <b>Charger (OZ8681)</b>	Re 2
Date: Thursday, May 19, 2011	Sheet 33 of 46	

+5V +/- 5%  
Countinue current:4A  
Peak current:6A  
OCP minimum:7.5A

+3.3 Volt +/- 5%  
Countinue current:4A  
Peak current:6A  
OCP minimum:7.5A





LG2\_DIS only

( VTT/2A )

+0.75V\_DDR\_VTT

( 3mA )

[4,12,13] DDR\_VTTREF


$$RILIM = ILIM \times RDS(ON) / 10\mu A$$

RDSon=4.7m ohm

**+1.5VSUS +/- 5%**  
**Countinue current:6A**  
**Peak current:12A**  
**OCp minimum 15A**



Place this short pad  
close to output CAP


Place this FB parts close to IC





**PROJECT : LGx MUXLESS**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	DDR3 (RT8207)	2A
Date: Wednesday, May 18, 2011	Sheet 35 of 47	










LG2\_DIS only sky blue color is disable GT setting







sky blue color is disable GT setting




LG2\_DIS only  
VGA chip only Seymour

42

	<b>Seymour (OCP 24A)</b>	<b>Whistler</b>
<b>Ca</b>	<b>PC240 X</b>	<b>V</b>
<b>Cb</b>	<b>PC235 PC237 X</b>	<b>V</b>
<b>PQa</b>	<b>PQ3018 X</b>	<b>V</b>
<b>La</b>	<b>1U/15A</b>	<b>0.45U25A</b>
<b>Ra</b>	<b>8.66K-ohm</b>	<b>8.66K-ohm</b>
<b>Eng/ Mem</b>	<b>DDR3 XT800/900</b>	<b>DDR3 PRO 600/800</b>
	<b>12.9A/17.3A</b>	<b>19.2A/32.2A</b>

**Seymour-XT 64bit**  
**Irms= 15.6A**  
**Ipeak= 21.6A**

**Whistler**  
**Irms= 19.2A**  
**Ipeak= 32.2A**



Seymour	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
0.95V	0	1
1.1V	1	0
1.15V	1	1

**default**

Whistler	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
1.0V	0	1
1.05V	1	0
1.15V	1	1




Ra --> 15K-ohm  
Rb --> 10K-ohm

[2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,27,28,29,30,31,32,37,39,41] +3V  
[10,28,29,31,34,35,36,37,38,39,40,41,43] +3V\_GFX  
[17,18] +5VS5  
[22,26,29,33,34,35,36,37,40,41,43] +VGACORE  
+VIN



**PROJECT : LGx MUXLESS**  
Quanta Computer Inc.

Size Custom	Document Number <b>+VGACORE (RT8208)</b>	Re 2
Date: Wednesday, May 18, 2011		Sheet 42 of 46



# LG2/4 Power rail map

