


Wistron Confidential

SI2

2009/09/10

REV :SI2-01

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title NORN 3.0			
Size A3	Document Number NORN 3.0		Rev SE
Date: Thursday, September 10, 2009		Sheet 1	of 57

NORN 3.0 BLOCK DIAGRAM

CLK GEN
SLG8SP585VTR
26

DDR3 Slot 0
800/1066
14

DDR3 Slot 1
800/1066
15

Intel CPU
Auburndale
BGA 1288
34mm x 28mm
DDRIII(800/1066)
Display Link
IMVP 6.5
TDP: 35W
5-12

VCCA TPS51611	
INPUTS	OUTPUTS
B+	+VCC_GFXCORE 15A 53

SYSTEM DC/DC TPS51125	
INPUTS	OUTPUTS
B+	+5VALW 5.5A +3VALW 6.5A 47

SYSTEM DC/DC TPS51117	
INPUTS	OUTPUTS
B+	+1.5V 9.5A +1.05VM_LAN 9A +VCCP 18A 48, 49

Ricoh
R5C835
CardReader
54, 55

INTEL
PCH
Ibex Peak-M
FCBGA 1071
27mm x 25mm
14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
Serial Peripheral I/F
ACPI 1.1
LPC I/F
6 SATA
8 PCIE
PCI/PCI BRIDGE
SM Bus 2.0
Intel Management Engine
16-25

Intel Hanksville-M
(Boazman2)
10/100/1000
30

MODEM
MDC V1.5
HP Vulcan
39

AUDIO CODEC
IDT 92HD75
34

INTERNAL MIC
MIC IN
Headphone
PRE-AMP
TLV2464 35
OP AMP
TI TPA6047A 35
SPEAKER

TPS2231
29

Express Card 34
29

Mini-Card
Full size
WWAN 32

SIM Card
32

Mini-Card
half size
WLAN
+WIMAX 32

NAND FLASH
33

KBC
SMSC KBC1098
38

Tauch Pad
39

Track Point
39

Int. KB
39

Capacitive Button
56

Flash ROM
8Mb x 1
(AMT) 37

Thermal Sensor
EMC2113 13
Accelerometer
STMicro LIS302DL 32

Fingerprinter
VFM451 28

CAMERA 28

Blue Tooth 36

USB x 3 36

HDD Conn
SATA 29

TPM
SLB9635T3 37

W-COM
Digitizer 28


CHARGER BQ24740	
INPUTS	OUTPUTS
BATT_A 18V 3.0A BATT_B 5V 100mA 45	BATT

CPU DC/DC TPS51621	
INPUTS	OUTPUTS
B+	+VCC_CORE 0.844~1.3V 35A 50, 51

PCB LAYER	
L1:	Signal 1
L2:	GND/VCC
L3:	Signal 2
L4:	GND/VCC
L5:	Signal 3
L6:	Signal 4
L7:	VCC/GND
L8:	Signal 5
L9:	GND/VCC
L10:	Signal 6

DOCK
CRT LINE IN LINE OUT USB*3 Ethernet ODD DP eSATA 49


<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<i>Block Diagram</i>			
Size Custom	Document Number	NORN 3.0	Rev S
Date: Monday, August 17, 2009		Sheet 2 of 57	

<http://hobi-elektronika.net>

D
C
B
A

D
C
B
A

<Core Design>					
			Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei		
Title					
<i>Change Notes List</i>					
Size A3	Document Number NORN 3.0				Rev SE
Date:	Monday, August 17, 2009		Sheet	3	of 57

A

Voltage Rails

o MEANS ON x MEANS OFF

power plane State	+3VL VL	+3VALW +5VALW	+1.5V +0.75VS	+5VS +3VS +1.8VS +1.5VS +VCCP +1.05VS +VCC_CORE +VCC GFXCORE	+3VM +1.05VM	CLOCK
S0	O	O	O	O	O	O
S3/M1	O	O	O	X	O	O
S3	O	O	O	X	O	O
S5 S4/AC	O	O	X	X	X	O
S5 S4/Battery only	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X	X

PCI Devices

EETERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader & 1394	AD22	2	G,E


DMA Channel	Device
DMA0	Modem/LAN
DMA1	ECP
DMA2	Floppy Disk
DMA3	Audio
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused


USB PORT#	Destination
0	Walk-up1 (Right Side)
1	Walk-up2 (Right Side)
2	Walk-up3 (Left Side)
3	Free
4	EXPRESS SLOT
5	Free
6	WLAN
7	Free
8	Bluetooth
9	WWAN
10	Fingerprint
11	Dock1 (HUB)
12	Webcam
13	Dock2 (IDE)

Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything

IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A, Modem, LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH8 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH8 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH8 Family) USB Universal Host Control
18	Intel 82801H (ICH8 Family) USB Universal Host Control Richo R5C853 Integrates FlashMedia Control Richo R5C853 Gemcore based SmartCard Control
19	Intel 82801H (ICH8 Family) PCI Express Root Port -27D6 Intel 82801H (ICH8 Family) USB Universal Host Control
20	Intel 82801H (ICH8 Family) USB Universal Host Control Intel 82801H (ICH8 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH8 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Notes List			
Size A3	Document Number NORN 3.0		Rev SE
Date:	Monday, August 17, 2009		
Sheet	4	of	57



<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Auburndale(3/8)-DDR3

Size

Document Number

A

NORN 3.0

Date	Time	Location	Activity	Remarks
10/10/2023	08:00
10/10/2023	08:30
10/10/2023	09:00
10/10/2023	09:30
10/10/2023	10:00
10/10/2023	10:30
10/10/2023	11:00
10/10/2023	11:30
10/10/2023	12:00
10/10/2023	12:30
10/10/2023	13:00
10/10/2023	13:30
10/10/2023	14:00
10/10/2023	14:30
10/10/2023	15:00
10/10/2023	15:30
10/10/2023	16:00
10/10/2023	16:30
10/10/2023	17:00
10/10/2023	17:30
10/10/2023	18:00
10/10/2023	18:30
10/10/2023	19:00
10/10/2023	19:30
10/10/2023	20:00
10/10/2023	20:30
10/10/2023	21:00
10/10/2023	21:30
10/10/2023	22:00
10/10/2023	22:30
10/10/2023	23:00
10/10/2023	23:30
10/10/2023	00:00
10/10/2023	00:30
10/10/2023	01:00
10/10/2023	01:30
10/10/2023	02:00
10/10/2023	02:30
10/10/2023	03:00
10/10/2023	03:30
10/10/2023	04:00
10/10/2023	04:30
10/10/2023	05:00
10/10/2023	05:30
10/10/2023	06:00
10/10/2023	06:30
10/10/2023	07:00
10/10/2023	07:30
10/10/2023	08:00
10/10/2023	08:30
10/10/2023	09:00
10/10/2023	09:30
10/10/2023	10:00
10/10/2023	10:30
10/10/2023	11:00
10/10/2023	11:30
10/10/2023	12:00
10/10/2023	12:30
10/10/2023	13:00
10/10/2023	13:30
10/10/2023	14:00
10/10/2023	14:30
10/10/2023	15:00
10/10/2023	15:30
10/10/2023	16:00
10/10/2023	16:30
10/10/2023	17:00
10/10/2023	17:30
10/10/2023	18:00
10/10/2023	18:30
10/10/2023	19:00
10/10/2023	19:30
10/10/2023	20:00
10/10/2023	20:30
10/10/2023	21:00
10/10/2023	21:30
10/10/2023	22:00
10/10/2023	22:30	...		

Thursday, September 10, 2009

Sheet 7 of 57


Rev

3

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

H_VTTVID1 = Low, 1.1V


H_VTTVID1 = High, 1.05V




<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei





<Core Design>




CFG Straps for Processor



BGA Ball Cracking Prevention and Detection




<Core Design>



<Core Design>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title Auburndale(8/8)-VSS			
Size	Document Number	Rev	SE
Custom	NORN 3.0		
Date:	Monday, August 17, 2009	Sheet	12 of 57


H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



AMBIENT TEMP: Q24 used for GPU

REMOTE2+ and REMOTE2- routing 10mil trace width and 10 mil spacing. Lacate Cap near thermal diode

4 WIRE PWM Fan Control circuit



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

SMSC2113 Thermal Sensor

Size

Document Number


NORN 3.0


Rev

SE

Date: Thursday, September 10, 2009

Sheet 13 of 57





Place these caps close to VTT1 and VTT2.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

Layout Note:
Place these C
SO-DIMMB.

SO-DIMM B DECOUPLING

ESR<12


Layout Note:
Place these C
SO-DIMMB.


SO-DIMM B DECOUPLING

ESR<12











Place Close IbexPeak-M



CRT Termination/EMI Filter

T-Filter network should be placed near IbexPeak-M.




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			PCH(4/9)-LVDS+DDI	
Size	Document Number	Rev		
A3		NORN 3.0		SE
Date:	Thursday, September 10, 2009	Sheet	19	of 57



Pair	Device
0	USB1
1	USB2
2	USB3
3	Free
4	EX-P
5	Free
6	WLAN
7	Free
8	BLUETOOTH
9	WWAN
10	FignerPrint
11	DOCK1 (HUB)
12	WEBCAM
13	DOCK2 (ODD)

BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT1#	BOOT BIOS Location
0	0	LPC*
0	1	Reserved (NAND)
1	0	PCT
1	1	SPT

<http://hobi-elektronika.net>

The diagram illustrates the layout of the PCH(6/9)-GPIO+VSS NCTF+RSVD board. It shows the connection of various components to the PCH, CPU, and other modules. The components include resistors, capacitors, and test points. The layout is organized into several sections: PCH, CPU, MISC, and other modules. The PCH section shows the connection of various signals to the PCH pins. The CPU section shows the connection of various signals to the CPU pins. The MISC section shows the connection of various signals to the MISC pins. The other modules section shows the connection of various signals to the other modules pins. The diagram also includes a detailed pinout for the PCH, CPU, and other modules. The pinout for the PCH is as follows:

Signal	PCH Pin
25 PCH_XDP_GPIO16	Y3
52 OCP#	C38
38 RUNSC1_EC#	D37
13 THERM_SC1#	J32
6 PCH_DDR_RST	F10
30,40 LAN_DIS#	K9
TP58	T7
25 PCH_XDP_GPIO16	AA2
28 ALS_EN#	F38
32 WWAN_DET#	Y7
TP72	H10
32 WXMIT_OFF#	AB12
25 PCH_XDP_GPIO28	V13
TP56	M11
TP54	V6
25 PCH_XDP_GPIO36	AB7
25 PCH_XDP_GPIO37	AB13
40 DOCK_ID0	V3
TP10	P3
30 CLK_PCIE_LAN_REQ#	H3
TP49	AB6
25 PCH_XDP_GPIO49	AA4
32 XMIT_OFF#	F8

The pinout for the CPU is as follows:

Signal	CPU Pin
B4	VSS_NCTF_8
B52	VSS_NCTF_9
BH2	VSS_NCTF_16
BH52	VSS_NCTF_17
D2	VSS_NCTF_28
A4	VSS_NCTF#A4
A49	VSS_NCTF#A49
A5	VSS_NCTF#A5
A50	VSS_NCTF#A50
A52	VSS_NCTF#A52
A53	VSS_NCTF#A53
B2	VSS_NCTF#B2
BE1	VSS_NCTF#BE1
BE11	VSS_NCTF#BE11
BE53	VSS_NCTF#BE53
BE53	VSS_NCTF#BE53
BH1	VSS_NCTF#BH1
BH53	VSS_NCTF#BH53
BH53	VSS_NCTF#BH53
BJ1	VSS_NCTF#BJ1
BJ2	VSS_NCTF#BJ2
BJ4	VSS_NCTF#BJ4
BJ5	VSS_NCTF#BJ5
BJ50	VSS_NCTF#BJ50
BJ52	VSS_NCTF#BJ52
BJ53	VSS_NCTF#BJ53
D1	VSS_NCTF#D1
D53	VSS_NCTF#D53
E1	VSS_NCTF#E1
E53	VSS_NCTF#E53

The pinout for the other modules is as follows:

Signal	Other Modules Pin
CLKOUT_PCIE6N	AH45
CLKOUT_PCIE6P	AH46
CLK_PCIE_LAN# R	1
CLK_PCIE_LAN# R	2
CLK_PCIE_LAN# R	3
CLK_PCIE_LAN# R	4
CLK_PCIE_LAN# R	5
CLK_PCIE_LAN# R	6
CLK_PCIE_LAN# R	7
CLK_PCIE_LAN# R	8
CLK_PCIE_LAN# R	9
CLK_PCIE_LAN# R	10
CLK_PCIE_LAN# R	11
CLK_PCIE_LAN# R	12
CLK_PCIE_LAN# R	13
CLK_PCIE_LAN# R	14
CLK_PCIE_LAN# R	15
CLK_PCIE_LAN# R	16
CLK_PCIE_LAN# R	17
CLK_PCIE_LAN# R	18
CLK_PCIE_LAN# R	19
CLK_PCIE_LAN# R	20
CLK_PCIE_LAN# R	21
CLK_PCIE_LAN# R	22
CLK_PCIE_LAN# R	23
CLK_PCIE_LAN# R	24
CLK_PCIE_LAN# R	25
CLK_PCIE_LAN# R	26
CLK_PCIE_LAN# R	27
CLK_PCIE_LAN# R	28
CLK_PCIE_LAN# R	29
CLK_PCIE_LAN# R	30
CLK_PCIE_LAN# R	31
CLK_PCIE_LAN# R	32
CLK_PCIE_LAN# R	33
CLK_PCIE_LAN# R	34
CLK_PCIE_LAN# R	35
CLK_PCIE_LAN# R	36
CLK_PCIE_LAN# R	37
CLK_PCIE_LAN# R	38
CLK_PCIE_LAN# R	39
CLK_PCIE_LAN# R	40


The diagram also includes a detailed pinout for the CPU, MISC, and other modules. The pinout for the CPU is as follows:

Signal	CPU Pin
B4	VSS_NCTF_8
B52	VSS_NCTF_9
BH2	VSS_NCTF_16
BH52	VSS_NCTF_17
D2	VSS_NCTF_28
A4	VSS_NCTF#A4
A49	VSS_NCTF#A49
A5	VSS_NCTF#A5
A50	VSS_NCTF#A50
A52	VSS_NCTF#A52
A53	VSS_NCTF#A53
B2	VSS_NCTF#B2
BE1	VSS_NCTF#BE1
BE11	VSS_NCTF#BE11
BE53	VSS_NCTF#BE53
BE53	VSS_NCTF#BE53
BH1	VSS_NCTF#BH1
BH53	VSS_NCTF#BH53
BH53	VSS_NCTF#BH53
BJ1	VSS_NCTF#BJ1
BJ2	VSS_NCTF#BJ2
BJ4	VSS_NCTF#BJ4
BJ5	VSS_NCTF#BJ5
BJ50	VSS_NCTF#BJ50
BJ52	VSS_NCTF#BJ52
BJ53	VSS_NCTF#BJ53
D1	VSS_NCTF#D1
D53	VSS_NCTF#D53
E1	VSS_NCTF#E1
E53	VSS_NCTF#E53

The pinout for the MISC is as follows:

Signal	MISC Pin
B4	VSS_NCTF_8
B52	VSS_NCTF_9
BH2	VSS_NCTF_16
BH52	VSS_NCTF_17
D2	VSS_NCTF_28
A4	VSS_NCTF#A4
A49	VSS_NCTF#A49
A5	VSS_NCTF#A5
A50	VSS_NCTF#A50
A52	VSS_NCTF#A52
A53	VSS_NCTF#A53
B2	VSS_NCTF#B2
BE1	VSS_NCTF#BE1
BE11	VSS_NCTF#BE11
BE53	VSS_NCTF#BE53
BE53	VSS_NCTF#BE53
BH1	VSS_NCTF#BH1
BH53	VSS_NCTF#BH53
BH53	VSS_NCTF#BH53
BJ1	VSS_NCTF#BJ1
BJ2	VSS_NCTF#BJ2
BJ4	VSS_NCTF#BJ4
BJ5	VSS_NCTF#BJ5
BJ50	VSS_NCTF#BJ50
BJ52	VSS_NCTF#BJ52
BJ53	VSS_NCTF#BJ53
D1	VSS_NCTF#D1
D53	VSS_NCTF#D53
E1	VSS_NCTF#E1
E53	VSS_NCTF#E53

The pinout for the other modules is as follows:

[illegible][illegible]

<http://hobi-elektronika.net>

The diagram illustrates the layout of the PCH(6/9)-GPIO+VSS NCTF+RSVD board. It shows the connection of various components to the PCH, CPU, and other modules. The components include resistors, capacitors, and test points. The layout is organized into several sections: PCH, CPU, MISC, and other modules. The PCH section shows the connection of various signals to the PCH pins. The CPU section shows the connection of various signals to the CPU pins. The MISC section shows the connection of various signals to the MISC pins. The other modules section shows the connection of various signals to the other modules pins. The diagram also includes a detailed pinout for the PCH, CPU, and other modules, and a list of components to be placed on the board.

Components to be placed:

- R531, R540, R168, R541, R568, R248, R523, R167, R176, R189, R181, R188, R567: 10KR2J-3-GP
- R532, R1235: 0R2J-2-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R584, C774: 0821 SI2
- R584, C774: 0821 SI2

Other components:

- R230, R231: 100KR2J-1-GP
- R489, R503: 100KR2J-1-GP
- U50, U87: 2N7002E GP
- 84.2N702.C3F, 84.2N702.C3F: 2nd = 84.DMN66.03F

Pinout:

PCH

- 25 PCH_XDP_GPIO16 <<< TP58
- 28 ALS_EN# <<< TP72
- 32 WWMAN_DET# <<< TP56
- 25 PCH_XDP_GPIO36 <<< TP54
- 25 PCH_XDP_GPIO37 <<< TP10
- 30 CLK_PCIE_LAN_REQ# <<< TP49
- 25 PCH_XDP_GPIO49 <<< TP49
- 32 XMIT_OFF# <<< TP49

CPU

- CLKOUT_BCLK0_N/CLKOUT_PCIE8N <<< AM3
- CLKOUT_BCLK0_P/CLKOUT_PCIE8P <<< AM1
- PECI <<< BG10
- RCIN# <<< T1
- PROC_PWRGD <<< BE10
- THRMTRIP# <<< BD10

MISC

- CLKOUT_PCIE6N <<< AH45
- CLKOUT_PCIE6P <<< AH46
- CLKOUT_PCIE7N <<< AF48
- CLKOUT_PCIE7P <<< AF47

Other modules

- LAN_PHY_PWR_CTRL/GPIO12 <<< K9
- GPIO15 <<< T7
- SATA4GP/GPIO16 <<< AA2
- TACH0/GPIO17 <<< F38
- SCLOCK/GPIO22 <<< Y7
- GPIO24 <<< H10
- GPIO27 <<< AB12
- GPIO28 <<< V13
- STP_PCI# <<< M11
- SATA_CLKREQ# <<< V6
- SATA2GP/GPIO36 <<< AB7
- SATA3GP/GPIO37 <<< AB13
- SLOAD/GPIO38 <<< V3
- SDATAOUT0/GPIO39 <<< P3
- PCIECLKRQ6#/GPIO45 <<< H3
- PCIECLKRQ7#/GPIO46 <<< F1
- SDATAOUT1/GPIO48 <<< AB6
- SATA5GP/GPIO49 <<< AA4
- GPIO57 <<< F8

[illegible][illegible]

<http://hobi-elektronika.net>

The diagram illustrates the layout of the PCH(6/9)-GPIO+VSS NCTF+RSVD board. It shows the connection of various components to the PCH, CPU, and other modules. The components include resistors, capacitors, and test points. The layout is organized into several sections: PCH, CPU, MISC, and other modules. The PCH section shows the connection of various signals to the PCH pins. The CPU section shows the connection of various signals to the CPU pins. The MISC section shows the connection of various signals to the MISC pins. The other modules section shows the connection of various signals to the other modules pins. The diagram also includes a detailed pinout for the PCH, CPU, and other modules, and a list of components to be placed on the board.

Components to be placed:

- R531, R540, R168, R541, R568, R248, R523, R167, R176, R189, R181, R188, R567: 10KR2J-3-GP
- R532, R1235: 0R2J-2-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R584, C774: 0821 SI2
- R584, C774: 0821 SI2

Other components:

- R230, R231: 100KR2J-1-GP
- R489, R503: 100KR2J-1-GP
- U50, U87: 2N7002E GP
- 84.2N702.C3F, 84.2N702.C3F: 2nd = 84.DMN66.03F
- 84.2N702.C3F, 84.2N702.C3F: 2nd = 84.DMN66.03F

Pinout:

PCH

- 25 PCH_XDP_GPIO16 <<< R172 10KR2J-3-GP Y3C
- 52 OCP# >>> C38
- 38 RUNSC1_EC# >>> D37
- 13 THERM_SC1# >>> J32
- 6 PCH_DDR_RST <<< TP77 1 F10
- 30,40 LAN_DIS# <<< K9
- TP58 1 GPIO15 T7
- 25 PCH_XDP_GPIO16 <<< AA2
- 28 ALS_EN# <<< F38
- 32 WWAN_DET# >>> Y7
- TP72 1 GPIO24 H10
- 32 WXMIT_OFF# <<< AB12
- 25 PCH_XDP_GPIO28 <<< V13
- TP56 1 STP_PCI# M11C
- TP54 1 SATA_CLKREQ# V6C
- 25 PCH_XDP_GPIO36 <<< AB7
- 25 PCH_XDP_GPIO37 <<< AB13
- 40 DOCK_ID0 >>> V3
- TP10 1 GPIO39 P3
- 30 CLK_PCIE_LAN_REQ# >>> H3C
- TP49 1 GPIO48 AB6
- 25 PCH_XDP_GPIO49 <<< AA4
- 32 XMIT_OFF# <<< F8

CPU

- CLKOUT_BCLK0_N/CLKOUT_PCIE8N AM3
- CLKOUT_BCLK0_P/CLKOUT_PCIE8P AM1
- PECI BG10 PCH_PECI_R R484 0R2J-2-GP TP119
- RCIN# T1
- PROC_PWRGD BE10
- THRMTRIP# BD10
- H_THERMTRIP# R R497 54D9R2F-L1-GP TP120
- TP1 BA22 PCH_TP1 TP35
- TP2 AW22 PCH_TP2 TP36
- TP3 BB22 PCH_TP3 TP33
- TP4 AY45 PCH_TP4 TP34
- TP5 AY46 PCH_TP5 TP32
- TP6 AV43 PCH_TP6 TP38
- TP7 AV45 PCH_TP7 TP37
- TP8 AE13 PCH_TP8 TP45
- TP9 M18 PCH_TP9 TP70
- TP10 N18 PCH_TP10 TP67
- TP11 AJ24 PCH_TP11 TP40
- TP12 AK41 PCH_TP12 TP42
- TP13 AK42 PCH_TP13 TP43
- TP14 M32 PCH_TP14 TP71
- TP15 N32 PCH_TP15 TP66
- TP16 M30 PCH_TP16 TP68
- TP17 N30 PCH_TP17 TP63
- TP18 H12 PCH_TP18 TP74
- TP19 AA23 PCH_TP19 TP52
- NC_1 AB45 PCH_NC_1 TP50
- NC_2 AB38 PCH_NC_2 TP48
- NC_3 AB42 PCH_NC_3 TP53
- NC_4 AB41 PCH_NC_4 TP51
- NC_5 T39 PCH_NC_5 TP64
- INIT3_3V# P6
- C10 PCH_TP24 TP16

MISC

- CLKOUT_PCIE6N AH45 CLK_PCIE_LAN# R SRN0J-6-GP
- CLKOUT_PCIE6P AH46 CLK_PCIE_LAN# R
- CLKOUT_PCIE7N AF48 PCH_SRC7_DMI_LAI N
- CLKOUT_PCIE7P AF47 PCH_SRC7_DMI_LAI P TP44 TP47
- A20GATE U2
- GATEA20 38

Other modules

- VSS_NCTF_8 B4
- VSS_NCTF_9 B52
- VSS_NCTF_16 BH2
- VSS_NCTF_17 BH52
- VSS_NCTF_28 D2
- VSS_NCTF#A4 A4
- VSS_NCTF#A49 A49
- VSS_NCTF#A5 A5
- VSS_NCTF#A50 A50
- VSS_NCTF#A52 A52
- VSS_NCTF#A53 A53
- VSS_NCTF#B2 B2
- VSS_NCTF#B53 B53
- VSS_NCTF#BE1 BE1
- VSS_NCTF#BE53 BE53
- VSS_NCTF#BF1 BF1
- VSS_NCTF#BF53 BF53
- VSS_NCTF#BH1 BH1
- VSS_NCTF#BH53 BH53
- VSS_NCTF#BJ1 BJ1
- VSS_NCTF#BJ2 BJ2
- VSS_NCTF#BJ4 BJ4
- VSS_NCTF#BJ5 BJ5
- VSS_NCTF#BJ50 BJ50
- VSS_NCTF#BJ52 BJ52
- VSS_NCTF#BJ53 BJ53
- VSS_NCTF#D1 D1
- VSS_NCTF#D53 D53
- VSS_NCTF#E1 E1
- VSS_NCTF#E53 E53

Test points:

- TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26, TP27, TP28, TP29, TP30, TP31, TP32, TP33, TP34, TP35, TP36, TP37, TP38, TP39, TP40, TP41, TP42, TP43, TP44, TP45, TP46, TP47, TP48, TP49, TP50, TP51, TP52, TP53, TP54, TP55, TP56, TP57, TP58, TP59, TP60, TP61, TP62, TP63, TP64, TP65, TP66, TP67, TP68, TP69, TP70, TP71, TP72, TP73, TP74, TP75, TP76, TP77, TP78, TP79, TP80, TP81, TP82, TP83, TP84, TP85, TP86, TP87, TP88, TP89, TP90, TP91, TP92, TP93, TP94, TP95, TP96, TP97, TP98, TP99, TP100

Notes:

- The stubs between these resistors and the signals to PCH XDP need to be as short as possible.
- Place those resistors far from PCH1.
- Placed Within 2" from PCH

Wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

PCH(6/9)-GPIO+VSS NCTF+RSVD

Size A3 Document Number NORN 3.0 Rev SE

Date: Thursday, September 10, 2009 Sheet 21 of 57

[illegible]

<http://hobi-elektronika.net>

The diagram illustrates the layout of the PCH(6/9)-GPIO+VSS NCTF+RSVD board. It shows the connection of various components to the PCH, CPU, and other modules. The components include resistors, capacitors, and test points. The layout is organized into several sections: PCH, CPU, MISC, and other modules. The PCH section shows the connection of various signals to the PCH pins. The CPU section shows the connection of various signals to the CPU pins. The MISC section shows the connection of various signals to the MISC pins. The other modules section shows the connection of various signals to the other modules pins. The diagram also includes a detailed pinout for the PCH, CPU, and other modules, and a list of components to be placed on the board.

Components to be placed:

- R531, R540, R168, R541, R568, R248, R523, R167, R176, R189, R181, R188, R567: 10KR2J-3-GP
- R532, R1235: 0R2J-2-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R229, R522, R586, R547, R577, R585, R520, R224: 10KR2J-3-GP
- R584, C774: 0821 SI2
- R584, C774: 0821 SI2

Other components:

- R230, R231: 100KR2J-1-GP
- R489, R503: 100KR2J-1-GP
- U50, U87: 2N7002E GP
- 84.2N702.C3F, 84.2N702.C3F: 2nd = 84.DMN66.03F
- 84.2N702.C3F, 84.2N702.C3F: 2nd = 84.DMN66.03F

Pinout:

PCH

- 25 PCH_XDP_GPIO16 <<< R172 10KR2J-3-GP Y3C
- 52 OCP# >>> C38
- 38 RUNSC1_EC# >>> D37
- 13 THERM_SC1# >>> J32
- 6 PCH_DDR_RST <<< TP77 1 F10
- 30,40 LAN_DIS# <<< K9
- TP58 1 GPIO15 T7
- 25 PCH_XDP_GPIO16 <<< AA2
- 28 ALS_EN# <<< F38
- 32 WWAN_DET# >>> Y7
- TP72 1 GPIO24 H10
- 32 WXMIT_OFF# <<< AB12
- 25 PCH_XDP_GPIO28 <<< V13
- TP56 1 STP_PCI# M11C
- TP54 1 SATA_CLKREQ# V6C
- 25 PCH_XDP_GPIO36 <<< AB7
- 25 PCH_XDP_GPIO37 <<< AB13
- 40 DOCK_ID0 >>> V3
- TP10 1 GPIO39 P3
- 30 CLK_PCIE_LAN_REQ# >>> H3C
- TP49 1 GPIO48 AB6
- 25 PCH_XDP_GPIO49 <<< AA4
- 32 XMIT_OFF# <<< F8

CPU

- CLKOUT_BCLK0_N/CLKOUT_PCIE8N AM3
- CLKOUT_BCLK0_P/CLKOUT_PCIE8P AM1
- PECI BG10 PCH_PECI_R R484 0R2J-2-GP TP119
- RCIN# T1
- PROC_PWRGD BE10
- THRMTRIP# BD10
- H_THERMTRIP# R R497 54D9R2F-L1-GP TP120
- TP1 BA22 PCH_TP1 TP35
- TP2 AW22 PCH_TP2 TP36
- TP3 BB22 PCH_TP3 TP33
- TP4 AY45 PCH_TP4 TP34
- TP5 AY46 PCH_TP5 TP32
- TP6 AV43 PCH_TP6 TP38
- TP7 AV45 PCH_TP7 TP37
- TP8 AE13 PCH_TP8 TP45
- TP9 M18 PCH_TP9 TP70
- TP10 N18 PCH_TP10 TP67
- TP11 AJ24 PCH_TP11 TP40
- TP12 AK41 PCH_TP12 TP42
- TP13 AK42 PCH_TP13 TP43
- TP14 M32 PCH_TP14 TP71
- TP15 N32 PCH_TP15 TP66
- TP16 M30 PCH_TP16 TP68
- TP17 N30 PCH_TP17 TP63
- TP18 H12 PCH_TP18 TP74
- TP19 AA23 PCH_TP19 TP52
- NC_1 AB45 PCH_NC_1 TP50
- NC_2 AB38 PCH_NC_2 TP48
- NC_3 AB42 PCH_NC_3 TP53
- NC_4 AB41 PCH_NC_4 TP51
- NC_5 T39 PCH_NC_5 TP64
- INIT3_3V# P6
- C10 PCH_TP24 TP16

MISC

- CLKOUT_PCIE6N AH45 CLK_PCIE_LAN# R SRN0J-6-GP
- CLKOUT_PCIE6P AH46 CLK_PCIE_LAN# R
- CLKOUT_PCIE7N AF48 PCH_SRC7_DMI_LAI N
- CLKOUT_PCIE7P AF47 PCH_SRC7_DMI_LAI P TP44 TP47
- A20GATE U2
- GATEA20 38

Other modules

- VSS_NCTF_8 B4
- VSS_NCTF_9 B52
- VSS_NCTF_16 BH2
- VSS_NCTF_17 BH52
- VSS_NCTF_28 D2
- VSS_NCTF#A4 A4
- VSS_NCTF#A49 A49
- VSS_NCTF#A5 A5
- VSS_NCTF#A50 A50
- VSS_NCTF#A52 A52
- VSS_NCTF#A53 A53
- VSS_NCTF#B2 B2
- VSS_NCTF#B53 B53
- VSS_NCTF#BE1 BE1
- VSS_NCTF#BE53 BE53
- VSS_NCTF#BF1 BF1
- VSS_NCTF#BF53 BF53
- VSS_NCTF#BH1 BH1
- VSS_NCTF#BH53 BH53
- VSS_NCTF#BJ1 BJ1
- VSS_NCTF#BJ2 BJ2
- VSS_NCTF#BJ4 BJ4
- VSS_NCTF#BJ5 BJ5
- VSS_NCTF#BJ50 BJ50
- VSS_NCTF#BJ52 BJ52
- VSS_NCTF#BJ53 BJ53
- VSS_NCTF#D1 D1
- VSS_NCTF#D53 D53
- VSS_NCTF#E1 E1
- VSS_NCTF#E53 E53

Test points:

- TP1, TP2, TP3, TP4, TP5, TP6, TP7, TP8, TP9, TP10, TP11, TP12, TP13, TP14, TP15, TP16, TP17, TP18, TP19, TP20, TP21, TP22, TP23, TP24, TP25, TP26, TP27, TP28, TP29, TP30, TP31, TP32, TP33, TP34, TP35, TP36, TP37, TP38, TP39, TP40, TP41, TP42, TP43, TP44, TP45, TP46, TP47, TP48, TP49, TP50, TP51, TP52, TP53, TP54, TP55, TP56, TP57, TP58, TP59, TP60, TP61, TP62, TP63, TP64, TP65, TP66, TP67, TP68, TP69, TP70, TP71, TP72, TP73, TP74, TP75, TP76, TP77, TP78, TP79, TP80, TP81, TP82, TP83, TP84, TP85, TP86, TP87, TP88, TP89, TP90, TP91, TP92, TP93, TP94, TP95, TP96, TP97, TP98, TP99, TP100

Notes:

- The stubs between these resistors and the signals to PCH XDP need to be as short as possible.
- Place those resistors far from PCH1.
- Placed Within 2" from PCH

Wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

PCH(6/9)-GPIO+VSS NCTF+RSVD

Size A3 Document Number NORN 3.0 Rev SE

Date: Thursday, September 10, 2009 Sheet 21 of 57

[illegible][illegible][illegible]



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

PCH(7/9)-POWER

Size

Document Number


NORN 3.0



Rev

SE

Date: Monday, August 17, 2009

Sheet 22 of 57





<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

PCH(9/9)-GND

Size

A3 Document Number

NORN 3.0


Rev




SE

Date: Monday, August 17, 2009

Sheet 24 of 57

0626 SI1
Remove XDP2 and relative circuits.
0711 SI1-R
Add back.







Layout Notes:


Make sure that the stubs to the test points (CK_PWRGD, CLK_EN#, GEN_XTAL_OUT) in the layout are as short as possible on the high speed signals.

FSC	0	1
SPEED	133MHz (Default)	100MHz





<Core Design>

CRT connector




Place near the CRT connector



PLACE CLOSE TO VGA

PLACE CLOSE TO VGA



Layout Note: D_HSNC & D_VSNC should be routed to docking connector then to VGA connector

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CRT/TV CONNECTOR

Size
A3



Document Number

NORN 3.0


Rev
SE

Date: Thursday, September 10, 2009



Sheet 27 of 57






The schematic diagram illustrates the ENAVDD power plane. It shows the connection between LCDVDD, ENAVDD, and +3VS. Key components include MOSFETs Q84 (DMP2130L-Z-GP) and Q85 (2N7002EH-GP), resistors R3 (100K), R4 (47K), and R314 (100K), and capacitors C2 (1M) and C4 (10V). The diagram shows the routing of ENAVDD from the LCDVDD supply through a MOSFET and a resistor network to the +3VS supply, with various decoupling capacitors and a pull-up resistor.




SATA HDD




NEWCARD Connector






0825 SI2



<Core Design>



Title

Intel 82577 Bavor

Size

Document Number




NORN 3.0



Rev

Date: Thursday, September 10, 2009


Sheet 30 of 57

7	
---	--





BRAIDWOOD RIGHT ANGLED CONNECTOR



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

NAND FLASH CONN

Size

Document Number


NORN 3.0

Rev

SE


Date: Thursday, September 10, 2009

Sheet 33 of 57



AMP. for Internal Microphone

AMP. for External Microphone






VREF BUFFER

AMP. For Internal Speaker & HeadPhone.


AUDIO CONN

INT. MIC CONN



GAIN0	GAIN1	Av (Inv)
0	0	6dB
0	1	3.0dB
1	0	15.0dB
1	1	21.0dB


<Core Design>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			AMP & Audio Conn.		
Size	Document Number		Rev		SE
A3	NORN 3.0				
Date:	Thursday, September 10, 2009		Sheet	35	of 57



<Core Design>









Layout Notes:


Make sure that the stubs to the test points (TPM_XTALO) in the layout are as short as possible on the high speed signals.





<Core Design>



Power Button & LED




TrackPoint CONN.




<Core Design>

current rating 6A






DOCK CONN. 100 PIN




SN74LVC1G3157DCKR

CONTROL INPUT S	ON CHANNEL
L	B1
H	B2



Power Pins

2 sets
Set 1 = 18.5V @ 4A per contact
Set 2 = VBATR @ 3A per contact




<Core Design>

wistron


Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title			SE
Docking CONN			
Size A3	Document Number	Rev	
NORN 3.0			
Date:	Thursday, September 10, 2009	Sheet	40 of 57


+1.05VM_LAN to +1.05VS Transfer




+1.5V to +1.5VS Transfer




Discharge circuit-2 fot V-M




+3VALW to +3VS Transfer






+1.05VM_LAN to +1.05VM Transfer





+3VALW to +3VM Transfer



+5VALW to +5VS Transfer



Discharge circuit-1



<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

DC/DC Circuit

Size

Document Number


NORN 3.0

Rev

SE

Date: Thursday, September 10, 2009

Sheet 41 of 57




<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title			POK CKT	
Size	Document Number	NORN 3.0		Rev
A3				SE
Date:	Thursday, September 10, 2009	Sheet	42	of 57



<Core Design>


Adaptor in to generate DCBATTOUT

Current Rating 6 A



MAIN BATTERY CONNECTOR


Current Rating 6 A




Layout Note:
Place R663, R666, R668,
C734, C738, and C737 close to BAT1.


BAY BATTERY CONNECTOR


Current Rating 6 A



Layout Note:
Place R715, R716, R717,
C749, C748, and C747 close to BAT2.










	TPS51125	TPS51123
Q26Q30	Install	Non-Install
R420		
R1228	Non-Install	Install
R462	820K	100K
R451	Install	Non-Install
R416	Non-Install	Install



	GND	VREF	VREG3	VREG5
SKIPSEL	PWM	AUTOSKIP	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

84.08880.037
FDS8880, Id=10.7A
Qg=12~16nC,
Rdson=9.6~12mohm

84.08672.A37
FDS8672S, Id=15A
Qg=29~41nC,
Rdson=5.3~7mohm




wistron Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title: **TPS51117_+1.05VM_LAN / +1.5V**

Size: A3 Document Number: **NORN 3.0** Rev: SE

Date: Thursday, September 10, 2009 Sheet: 48 of 57



84.08692.037
Id=10.5A
Qg=8.7~13nC,
Rdson=10.5~14mohm

68.R4510.10C
0.45UH, DCR=1.1+/-5%
Idc=25A, Isat=27A

Iomax=18A
OCP>30A

77.C4771.02L
470uF, 2.5V
ESR:6mohm
Iripple:4546mA
Vout=0.75x(1+R1/R2)

Iomax=1.3A

Iomax=1.2A

$$V_o = 0.8 * (1 + (R_1/R_2))$$


<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

TPS51117_+VCCP/RT9026_+0.75VS/RT8015_+1.8VS

Size A3	Document Number NORN 3.0	Rev SE
Date: Thursday, September 10, 2009 Sheet 49 of 57		





<Core Design>


wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title
CPU CORE(2/2) TPS51621

Size A3 Document Number
NORN 3.0 Rev
SE


Date: Thursday, September 10, 2009 Sheet 51 of 57





<Core Design>



Place C345 and C346, and X3 as close to R5C835 as possible.






Place R576 and C693 as close to R5C835 as possible.




Layout notes : external parts for VREF, REXT and FILD as close as possible to R5C835.

Layout Notes: Make sure that the stubs to the test points(1394 XO) in the layout are as short as possible on the high speed signals.



CLOSE TO CHIP R5C835



The shield GND is needed for SD_CLK(MDIO09). Also, the wide-width (more than 0.02inch) trace for MDIO09 should be used.




SD_CLK need to 25mil

Layout Note: Add guard GND around SD_CLK Change +3VS_CARD to 40mils



Please ensure that TPA+/- and TPB+/- are routed the same wire length.





Place 41 mil wire length of the card connector




For SD Card Power







Place resistor close to CARD1



CAP BD CONN.



Vol up , Vol down , Mute ,Presentation



Place these 4 Caps close to CAP1.

<Core Design>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

CAP CONN.

Size
A3




Document Number

NORN 3.0


Rev
SE

Date: Thursday, September 10, 2009



Sheet 56 of 57



ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HOLE335R189 ZZ-HTE5B5R24-L-3ZZ-HTE5B5R24-L-35



HOLET177B129R118HOLET177B129R118HOLET177B129R118HOLET177B129R118HOLET177B129R113-OPHOLET177B129R113-OP



<Core Design>