





| Clock chip has internal serial terminations  
 | for differential pairs, external resistors are  
reserved for debug purpose.
Place within 0.5"
of CLKGEN




CLOCKS	RS780
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPSSB_REFCLK	100M DIFF

# CPU HyperTransport and Debug





## HDT Header







h t t p : / / l a p t o p b l u e . v n

### DDR3 Memory Interface B


Pin naming for memory pins indicate "DDR3"/"DDR2" connections.







## CPU Control and Miscellaneous .v




# Processor Power and Ground



## Bottom Side Decoupling





HT_CADOUTP[15..0]	HT_CADOUTP[15..0]	3
HT_CADOUTN[15..0]	HT_CADOUTN[15..0]	3
HT_CLKOUTP[1..0]	HT_CLKOUTP[1..0]	3
HT_CLKOUTN[1..0]	HT_CLKOUTN[1..0]	3
HT_CTLOUTP[1..0]	HT_CTLOUTP[1..0]	3
HT_CTLOUTN[1..0]	HT_CTLOUTN[1..0]	3
HT_CADINP[15..0]	HT_CADINP[15..0]	3
HT_CADINN[15..0]	HT_CADINN[15..0]	3
HT_CLKINP[1..0]	HT_CLKINP[1..0]	3
HT_CLKINN[1..0]	HT_CLKINN[1..0]	3
HT_CTLINP[1..0]	HT_CTLINP[1..0]	3
HT_CTLINN[1..0]	HT_CTLINN[1..0]	3

signals	RS880M
HT_TXCALP	R430 301 ohm 1%
HT_TXCALN	
HT_RXCALP	R434 301 ohm 1%
HT_RXCALN	



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-HT Link I/F	1A
Date:	Monday, March 22, 2010	Sheet 7 of 40








INT\_CRT\_HSYNC\_NB R356 3K/J\_4 VCC3





R335 \*49.9/F 4 CLK\_SBLINK  
R333 \*49.9/F 4 CLK\_SBLINK#

```
| DDR3 based CPU : Level shifted to 1.8 V on the --  
| Northbridge side using an open-drain buffer and  
| pulled up to 1.8V_S0 through a 2.2k Ohm 5% resistor  
| on the Northbridge side.
```



ALLOW_LDTSTOP	OC
LDT_STOP#	3.3V Input

\* Although defined as 3.3V I/Os, a 1.8V signaling level is supported on LDT\_STOP#/ALLOW\_LDTSTOP given that  $V_{ih}$  is 1.4V. 3.3V to 1.8V level translation is not required.




DEBUG_OUT0	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_BL
DEBUG_OUT2	LVDS_BLON
DEBUG_OUT3	TMDS_HPD
DEBUG_OUT4	AUX1N
DEBUG_OUT5	AUX1P
DEBUG_OUT6	HPD
DEBUG_OUT7	AUX_CAL

PROJECT : ZN8

Size	Document Number
	<b>RS880M-System I/F</b>

Rev  
1A

Date: Monday, March 22, 2010 Sheet 9 of 40



#### STRAP\_DEBUG\_BUS\_GPIO\_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	

#### DFT\_GPIO1: LOAD\_EEPROM\_STRAPS


Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

#### RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not  
1 = Memory Side port Not available  
0 = Memory Side port available  
Register Readback of strap: NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]




Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	RS880M-Spmem/Straps	1A
Date:	Monday, March 22, 2010	Sheet 10 of 40

### RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDL18	+1.8V
IOPLLVD18	+1.8V	VDDL18	NC



SK2


RX740, RS720, RS780, Socket  
DNI**Quanta Computer Inc.**


PROJECT : ZN8

Size	Document Number <b>RS880M-Power</b>
------	--

Rev  
1A

Date: Monday, March 22, 2010 Sheet 11 of 40









SATA PORT 0,1,2,3  
can support AHCI  
mode

## SATA1

## SATA ODD



Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND. P/N:CS18062FB00 (806 Ohm) SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA. SB800 A12: TBD-? 1% resistor to VDDAN_11_SATA.



SB820M\_A12


## SB800 Part 2 of 5

### FLASH



### SERIAL ATA

### HW MONITOR

### SPI ROM



IF THERE IS NO IDE, TEST  
POINTS FOR DEBUG BUS  
IS MANDATORY



	ID4	ID3	ID2	ID1	ID0
0				UMA	14"
1				Discrete	15"








# REQUIRED STRAPS

http://laptopblue.com



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

16




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L, H=LPC ROM L, L=FHW ROM	DEFAULT

internal have pull Hi 10K



## DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ3# as SDA use GNT3# as SCL	ENABLE PCI MEM BOOT

5,29,35,36,39







NB\_PWRGD\_IN:  
RS880/RX881 = 1.8V;  
Do NOT share it with SB\_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)



NB/SB POWER GOOD CIRCUIT




# CHANNEL A DIMM 0

http://laptopblue.vn




PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM0\_H=5.2\_Standard




FOX H:9.2 white  
PCB Placement



AM3

SPD SA0	0
SPD SA1	0



1.5VSUS

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3


VCC3

VCC3

VCC3

VCC3

VCC3



DDR3-DIMM0\_H=5.2\_Standard

1.5VSUS

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3

VCC3


VCC3

VCC3

VCC3

VCC3


Place these Caps near So-Dimm0.



Quanta Computer Inc.  
PROJECT : ZN8

# CHANNEL A DIMM 1



http://laptopblue.vn




FOX H:5.2 white  
PCB Placement

AM3

SPD SA0	1
SPD SA1	0



Place these Caps near So-Dimm0.





Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	DDR3 CHA DIMM1	1A

Date: Monday, March 22, 2010 Sheet 18 of 40

http://laptopblue.vn



## Place these Caps near So-Dimm0.

The diagram illustrates the placement of various capacitors on a PCB layout for So-Dimm0. The components are organized into two main sections:

- Top Section (1.5VSUS Supply):** A horizontal row of capacitors (C338-C349) is connected to a 1.5VSUS supply. The capacitors are:
  - C338: 10u/6.3V\_6
  - C594: 10u/6.3V\_6
  - C317: 10u/6.3V\_6
  - C336: 10u/6.8V\_6
  - C279: 10u/6.3V\_6
  - C274: 10u/6.3V\_6
  - C571: 0.1u/16V\_4
  - C303: 0.1u/16V\_4
  - C590: 0.1u/16V\_4
  - C561: 0.1u/16V\_4
  - C573: 0.1u/16V\_4
  - C349: 3300u2V\_T343
- Bottom Section (VCC3 and SMDDR\_VTERM Supplies):**
  - VCC3 Supply:** Two capacitors (C178, C176) are connected to the VCC3 supply.
    - C178: 2.2u/6.3V\_6
    - C176: 0.1u/16V\_4
  - SMDDR\_VTERM Supply:** A horizontal row of capacitors (C154-C155) is connected to the SMDDR\_VTERM supply.
    - C154: 1u/6.3V\_4
    - C187: 1u/6.3V\_4
    - C188: 1u/6.3V\_4
    - C156: 1u/6.3V\_4
    - C183: 10u/6.3V\_6
    - C184: 10u/6.3V\_6
    - C155: 10u/6.3V\_6

SUYIN H:5.2 RVS Black  
PCB Placement

11

VCC3 0

R101 0 5% 1/16W 0402 SA0\_B 0

R100 0 5% 1/16W 0402 SA1\_B 0

B-11




PROJECT : ZN8

Date: Monday, March 22, 2010 Sheet 19 of 40

# CHANNEL B DIMM 1

http://laptopblue.vn



## PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM0\_H-5.2\_Standard

M\_B\_DQ32----JDIM4.130----JDIM3.130  
M\_B\_DQ36----JDIM4.129----JDIM3.129



M\_B\_DQ41----JDIM4.147----JDIM3.147  
M\_B\_DQ43----JDIM4.149----JDIM3.149  
M\_B\_DQ42----JDIM4.159----JDIM3.159  
M\_B\_DQ40----JDIM4.157----JDIM3.157

SUYIN H:9.2 RVS Black


PCB Placement



SPD SA0	1
SPD SA1	1











## Place these Caps near So-Dimm0.




**Quanta Computer Inc.**  
PROJECT : ZN8





625 Change CN22 pin define and footprint at C test.





Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XD_RE#	MS_TNS#	
SP3	XD_CE#		SD_D1
SP4	XD_CLE	MS_D7	SD_D0
SP5	XD_ALE	MS_D3	SD_D7
SP6	XD_WE#		SD_CD#
SP7	XD_WP	MS_D6	SD_D6
SP8	XD_D0	MS_D2	SD_CLK
SP9	XD_D1	MS_D0	SD_D5
SP10	XD_D2		SD_CMD
SP11	XD_D3	MS_D4	SD_D4
SP12	XD_D4	MS_D1	SD_D3
SP13	XD_D5	MS_D5	SD_D2
SP14	XD_D6	MS_BS	








# 1st 2.5"/3/5" SATA HDD

http://laptopblue.vn

From PCH SATA


## SATA HDD CONNECTOR

CAP. Close connect side




## SATA CD-ROM

To SATA-HDD conn



## SATA ODD CONNECTOR



USB connector same as ZN6






+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA

Fotprint : MIPCI-800055F8052GX-52P-LDV-NB4


http://laptopblue.vn




350mA, 20mil  
TV use VCC3




## Side USB




## BLUETOOTH CONNECTOR



## WEB CAM MODULE










## For dongle






## MULTI-TOUCH

HP spec:USB header for touch controller must be able to support 3.0 A.














## PWM CONTROL



B-24  
B-43



## CRT for Debug





**Quanta Computer Inc.**

**PROJECT : ZN8**







Size	Document Number	Rev
	<b>CRT</b>	1A
Date:	Monday, March 22, 2010	Sheet 28 of 40













PWRBTN# must pull up to PCU power well














$$\begin{aligned} \text{del } I &= (19-5) * 5 / (3.8 * 400K * 19) = 2.423 \\ I_{\text{ocp}} &= 6.5 - 2.423 / 2 = 5.28 \\ V_{\text{th}} &= 5.28 * 18\text{mohm} = 95.04\text{mV} \\ R(I_{\text{lim}}) &= 95.04 * 10\text{mV} / 5\text{uA} = 190\text{kOhm} \end{aligned}$$

ZN8\_POWER-3V/5V






Design common circuit for ,  
RT8206B or Max17020 or TPS51427



VCC1.1V, 1.2VDDR, VCC1.8V, VDDA, 1.1V S5



\*\*APL5930 Pin 9 connect to VIN  
\*\*APL5920 Pin 9 connect to GND  
R2 (VFB-GND) Range=1K~24K ohm



Quanta Computer Inc.


PROJECT : ZN8

Size	Document Number	Rev
	VCC1.1,VDD1.8,2.5V(LDO)	1A
Date:	Monday, March 22, 2010	Sheet 36 of 43




DDRIII-- 1.5VSUS

http://laptopblue.vn









JOE 11/20






# AUDIO AMPLIFIER


12/22 Add AR70/AR71 near the CODEC by ADI demanded






2/3 ME change from 4 to 5pin.



2W X 4



12/22 Add AR72/AR73 near the CODEC by ADI demanded



Quanta Computer Inc.

PROJECT : ZN8

Size	Document Number	Rev
	AMP (SSM2306)	1A
Date:	Monday, March 22, 2010	Sheet 42 of 43

R-1 : CLK source change to CLK\_00M from 00  
R-2 : Change resistor for GPIO type  
R-3 : Remove resistor for CLK\_00M source  
R-4 : Linking for GPIO read  
R-5 : For LMS and USB-0 PCIe signal  
R-6 : For BCLK setting control  
R-7 : Change CLK source from 00 to CLK\_00M  
R-8 : Separate system 01 power from 00VCC  
R-9 : Mount 000 and 00 for 00M control  
R-10 : Change 00 string setting  
R-11 : Connect 00M setting  
R-12 : Linking for GPIO read  
R-13 : Connect 00M power and 00M net name  
R-14 : Connect 00M power to 00M  
R-15 : Change 00M clocksource type  
R-16 : Change 00M clocksource type  
R-17 : Change mini PCIe controller from 00 to 00  
R-18 : Change mini PCIe controller from 00 to 00  
R-19 : Add separator for power filtration  
R-20 : Separate 00M and power source  
R-21 : Modify power 00M read / write function  
R-22 : Modify display port 00M channel connection  
R-23 : Add power 00M switch function  
R-24 : Connect 00M power net name  
R-25 : Add power 00M switch function  
R-26 : Link 00M 00M to 00M for 00M control  
R-27 : Link 00M 00M to 00M for 00M control  
R-28 : Add power 00M switch function  
R-29 : CPU 00M power connection for 00M  
R-30 : Add power 00M switch function  
R-31 : Change 00M clocksource type  
R-32 : Connect 00M power to 00M  
R-33 : Modify 00M clocksource type  
R-34 : CLK\_00M00 / 00 / CLK\_00M00 00 link to CLK\_00M 00M00 / 00M00 / CLK\_00M  
R-35 : Change 00M 00M to 00M 00M from 00M  
R-36 : De-pkg 00M 00M  
R-37 : Fix 00M net name issue  
R-38 : Fix 00M double issue  
R-39 : Change 00M 00M from port 0 to port C  
R-40 : Fix 00M issue  
R-41 : Change USB power to 00M  
R-42 : Change 00M 00M to fix 00M issue  
R-43 : Modified 00M power circuit  
R-44 : Change 00M 00M from 00M to 00M  
R-45 : Change 00M 00M from 00M to 00M  
R-46 : Remove 00M 00M from 00M to 00M  
R-47 : Connect 00M 00M to 00M for 00M  
R-48 : Remove 00M 00M from 00M to 00M  
R-49 : Change 00M 00M from 00M to 00M  
R-50 : De-pkg 00M 00M  
R-51 : Add CLK\_00M00M 00M circuit  
R-52 : Remove 00M 00M from 00M to 00M  
R-53 : Change 00M 00M power to 00M  
R-54 : Change 00M 00M power  
R-55 : Change 00M 00M power  
R-56 : Change 00M 00M power  
R-57 : Change 00M 00M power  
R-58 : De-pkg 00M 00M from 00M to 00M  
R-59 : Change 00M 00M from 00M to 00M  
R-60 : Change 00M 00M from 00M to 00M  
R-61 : Change 00M 00M from 00M to 00M  
R-62 : Add 00M 00M power control circuit  
R-63 : Add 00M 00M power control circuit  
R-64 : Add 00M 00M power control circuit  
R-65 : Add 00M 00M power control circuit  
R-66 : Add 00M 00M power control circuit

PAGE 32

1. del DCEN1 , PR176 , PR175 , PR173 , PR24 , PQ4 , PQ2 , PR32 , PR24 , PR49 , PD1 , PC41 , PR33 , PR164 , CH1 , PR13 , PQ41 , PQ3 , PR55 , PR56 , PC45 , PR54 , PR45 , PR57 , PC4 , PC2
- 2 - ADD PR206/100kOhm , PC188/0.1uF , PQ57/40MGT3904 , PR207/49.9kOhm , PR17/10kOhm , PU16A/LM138 , PR166/220Ohm , PD9/PD33.1B , PR208/100kOhm
- 3 - change PR29 FROM 64.9k Ohm TO 13kOhm

PAGE 35

- 1 - change PR172 FROM 1k Ohm TO 0 Ohm
- 2 - ADD PR17/10kOhm , PC51/560uF/2.5V

PAGE 36

- 1 - change PIN VEN FROM CPU\_VDDIO\_PWRGD TO WAI3WON

PAGE 37

- 1 - change VCC1.5V TO VCC1.5
- 2 - add pq65, pr226, pc197, pc196 for 3v3us

PAGE 39

- 1 - change PU10 PWRGD00 FROM CPU\_CORE TO VCC1
- 2 - add moatet in VCC0B
- 3 - add pr229, pr230, pr238, pr257, pq67, p166 for pwrpgnd