

Compal Confidential

Fortworth20 EDW10 Schematic Document

Intel Protability Processor with ATi RC300ML + IXP150

2004-03-16

REV: 0.2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.	
Title	Cover Sheet
Document Number	LA-2301
Date	Thursday, April 08, 2004
Sheet	1 of 47
Rev	0.2

Compal confidential

Model Name : Fortworth 20
File Name : LA-2301 Rev: 0.1

http://laptopblue.vn

Block Diagram



Voltage Rails

Power Plane	Description	S0-S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_VID	1.2V rail for Processor VID	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VALW	2.5V always on power rail	ON	ON*	ON*
+2.5V	2.5V power rail	ON	ON	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5V	5V power rail	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
NB Internal VGA	N/A	N/A	A
1394	AD16	0	A
LAN	AD19	1	D
CARD BUS	AD20	2	A
5 in 1	AD20	2	B
Mini-PCI	AD18	3	C/D

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADM1032	1001 100X b
EEPROM(24C16)	1010 000X b	ALC250	0000 000X b

EC SM Bus2 address


I2C / SMBUS ADDRESSING


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 X


Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	









Layout note :

Place close to CPU power and ground pin as possible (<1inch)

Sanyo : SGA27221300 (220uF, 13m Ohm)



Compal Electronics, Inc.


CPU Decoupling





LA-2301

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date: Thursday, April 08, 2004 Sheet 6 of 47


Rev 0.2







 Note: PLACE CLOSE TO U2 (NB RC300M)

Close to Pin J6





TV-OUT CONN.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS UNCLASSIFIED INFORMATION. IT IS TO BE KEPT IN THE POSSESSION OF THE PERSON TO WHOM IT IS LOANED AND IS NOT TO BE REPRODUCED OR DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 0.2














LA-2301


Date: Thursday, April 08, 2004 Sheet 10 of 47

http://laptopblue.vn



8,19 A_AD[0..31] A_AD[0..31]

**A_AD[31..30] : FSB CLK SPEED****DEFAULT: 01**00: 100 MHZ
01: 133 MHZ
10: 200MHZ
11:166 MHZ**A_AD29: STRAP CONFIGURATION****DEFAULT:1**0: REDUCEDE SET
1: FULL SET(internal Pull high)**A_AD28: SPREAD SPECTRUM ENABLE****DEFAULT:0**0: DISABLE
1: ENABLE**A_AD27: FrcShortReset#****DEFAULT: 1**0: TEST MODE
1: NORMAL
MODE**A_AD26 : ENABLE IOQ****DEFAULT: 1**0: IOQ=1
1:
IOQ=12**A_AD24 : MOBILE CPU SELECT****DEFAULT: 1**0: BANIAS CPU
1: OTHER CPU**A_AD23 : CLOCK BYPASS DISABLE****DEFAULT: 1**0: TEST MODE
1: NORMAL(internal Pull high)**A_AD22 : OSC PAD OUTPUT PCICLK****DEFAULT : 1**0:PCICLK OUT
1: OSC CLK OUT**A_AD21 : AUTO_CAL ENABLE****DEFAULT : 1**0: DISABLE
1: ENABLE**A_AD20 : INTERNAL CLK GEN ENABLE****DEFAULT : 0**0: DISABLE
1: ENABLE**A_AD18 : ENABLE PHASE CALIBRATION****DEFAULT: 0**0: DISABLE
1:ENABLE**A_AD25/A_AD17 : CPU VOLTAGE[1..0]****DEFAULT: 0**00: 1.05V
01: 1.35V
11: 1.75V
10: 1.45V**A_AD25/A_AD17 : CPU VOLTAGE[1..0]****DEFAULT: 10**AD25=1 DESTOP CPU
AD25=0 MOBILE CPU
AD17--DON'T CARE
10: 1.45V**PAR: EXTENDED DEBUG MODE****DEFAULT : 1**0: DEBUG MODE
1: NORMAL











9,13,14,16 DDR_SMA[0..13]

14 DQ[0..63]
14 DQS[0..7]
14 DM[0..7]
9,13,14,16 DDR_SRAS#
9,13,14,16 DDR_SCAS#
9,13,14,16 DDR_SWE#

2nd Bank

9,14 DDR_CLK1
9,14 DDR_CLK1#
R182
120_0402_5%



Compal Electronics, Inc.






DDR(256Mb)X4-BTN





9,13,14,15 DDR_SMA[0..13]
9,13,14,15 DDR_SCKE[0..3]

http://laptopblueprint

9,13,14 DDR_DQ[0..63]
9,13,14 DDR_DQS[0..7]

9,13,14 DDR_DM[0..7]





Termination R close U11 as possible.


CLOCK FREQUENCY SELECT TABLE

FS4	FS3	FS2	FS1	FS0	CPU	MEM	With Spread Enabled
0	0	0	1	0	200	200	
0	0	0	0	1	133	133	Spread OFF OR Center spread +/-0.3%
0	0	0	0	0	100	100	

Note: 0 = PULL LOW
 1 = PULL HIGH

A-LINK FREQ




PCI33/66# = HIGH	66MHZ
PCI33/66# = LOW	33MHZ




Compal Electronics, Inc.

Clock Generator


SI2302DS: N CHANNEL
VGS: 4.5V, RDS: 85 m Ω
VGS: 2.5V, RDS: 115m Ω
Id(MAX): 2.8A
VGS(MAX): +8V







IXP150(1/4)- PCI/CPU/LPC

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.










REQUIRED SYSTEM STRAPS

	PWR_STRP	IGN DEBUG EEDO	EECK	AC_SYNC	AC_SDOUT	SPDIF_OUT	SPEEDSTEP CPU_STP#	FREQLTCH TX_EN	ETHERNET TXD[3:0]	32KHZ_S5
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	ROM ON PCI BUS	INIT ACTIVE HIGH	33MHz NB BUS	SIO 24MHz	ENABLE SPEED STEP	DISABLE CPU FREQ SETTING DEFAULT	PROCESSOR FREQ MULTIPLIER	32KHZ OUTPUT FROM SB200 (INT RTC) DEFAULT
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	ROM ON LPC BUS DEFAULT	INIT ACTIVE LOW (PIII) DEFAULT	HI SPEED A-LINK DEFAULT	SIO 48MHz DEFAULT	DISABLE SPEED STEP DEFAULT	ENABLE CPU FREQSETTING		32KHZ INPUT TO SB200 (EXT RTC)



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

h t t p : / / a p t o p b l u e . v n





Net width should be 60mil wide

Place caps. near CDROM CONN.

The diagram shows a parallel circuit with four capacitors connected between a +5VCD supply and ground. The capacitors are labeled as follows:


- C381: 10u_0805_10V4Z
- C382: 1u_0603_10V4Z
- C383: 0.1u_0402_16V4Z
- C384: @1000P_0402_25V8H



IDE/CDROM CONN.


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


CONFIDENTIAL
SIGNATURE OF R&D
Date: _____



PCMCIA Power Controller


http://laptopblue.vn





Compal Electronics, Inc.

LAN REALTEK RTL8100CL



Compal Electronics, Inc.

TI 1394 Controller TSB43AB21A


LA-2301

Date: Thursday, April 08, 2004

Sheet 27 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Rev 0.2




Compal Electronics, Ltd.

Title		Rev
Mini PCI Slot		0.2
Document Number	A-2301	
Date	Thursday, April 08, 2004	Sheet 28 of 47


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



AC97 Codec



System Sound



Compal Electronics, Ltd.

AC97 Codec ALC250


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

AINS CONFIDENTIAL
T DIVISION OF R&D
N IT CONTAINS
Document Number
LA-2301

Rev	0.2
-----	-----


Date: Thursday, April 08, 2004 Sheet 30 of 47

Direct CD CTL




Regulator for AMP


+5VALW TO +5VLDO



+5VALW DECOUPLING



+5VAMP DECOUPLING




+5VALW TO +5VLDO







http://laptopblue.vn

Audio AMP



W/O EQ R385=R386= 1.3K Ohm
C537=C539= 0.47U
R = R385, R386
C = C537, C539
 $f_o = 1 / (2 * 3.14 * R * C) = 260\text{Hz}$
R=1.5K / C=0.47U












Compal Electronics, Ltd.

Audio AMP & JACK



SUPER I/O SMsC LPC47N217

http://laptopblue.vn




Serial Port for Debug

Parallel Port



FIR Module

L: R POP; FIR Enable
H: R De-POPFIR Disable



SD/MODE: SHUTDOWN MODE, HIGH ACTIVE
MODE: HIGH/LOW SPEED SELECT

Compal Electronics, Ltd.


LPC-Super I/O

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Rev 0.2

DATE: Thursday, April 08, 2004


SHEET 32 OF 47




Extension IO




Touch Pad Connector




For MP3 / BUTTON LOCK / CD-PLAY



System BIOS




SMBus EEPROM




33 KBA[0..19] **KBA[0..19]**
33 ADB[0..7] **ADB[0..7]**

512KB Flash ROM








1MB Flash ROM




Compal Electronics, Ltd.

BIOS & Ext.I/O

http://laptopblue.vr

[illegible]




The schematic diagram illustrates the internal circuitry of the S4 module. Key components and connections include:

- Power and Grounding:** Connections for `ON/OFFBTN#` and `35` are shown at the top right. Ground symbols are used throughout the circuit.
- Resistors:** Various resistors are used for current limiting and signal conditioning, including `R820`, `R821`, `R822`, `R824`, `R825`, `R826`, `R827`, and `R828`, all with a value of `10K_0402_5%`.
- Capacitors:** Capacitors `C791`, `C793`, `C794`, and `C796` are used for timing and decoupling, with values `0.1U_0402_10V6K` and `@1U_0805_16V7K`.
- Transistors:** NPN transistors `Q61`, `Q62`, `Q63`, and `Q64` (all `2N7002_SOT23`) are used for signal switching and level shifting.
- Integrated Circuits:**
 - `U53` is a `NC7S14M5X_SOT23-5` hex inverters.
 - `U54` is a `74LCX74MTC_TSSOP14` D-type flip-flop.
 - `D74` and `D75` are `1N4148_SOT23` diodes.
- Inputs and Outputs:**
 - `S4_LID_SW#` (pin 35) is connected to the input of `Q62`.
 - `S4_LATCH` (pin 33) is connected to the input of `U54`.
 - `S4_DATA` (pin 33) is connected to the input of `D75`.
 - `SYSON` (pins 33, 37, 42) is connected to the input of `Q63`.
 - `D SET S4` is connected to the output of `Q64`.
- Other Labels:** `RTCVREF` is a common reference point for several components. `+3VALW` is connected to the input of `R827`.


Title: **ScrewHole**
 Part Number: **LA-2301**
 Date: **Thursday, April 08, 2004** Sheet **36** of **47**
 Rev: **0.2**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE U.S. GOVERNMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Add for EMI



+2.5V To +2.5VS Transfer




+2.5V & +2.5VS Discharge




**+3VALW AND +2.5VALW MUST RISING SAME TIME
+1.5V MUST DELAY AFTER +2.5V**


+3VALW To +3V Transfer




+3VALW To +3VS Transfer




+3V & +3VS Discharge




+5VALW To +5V Transfer




+5VALW To +5VS Transfer




+5V & +5VS Discharge



+1.5VS Discharge





Vin Detector					
High	18.384	17.901	17.430		
Low	17.728	17.257	16.976		



Precharge detector
15.97V/14.84V FOR
ADAPTOR

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
DCIN & DETECTOR			
Size	Document Number	Rev	
	LA-2331	0.1	
Date:	Thursday, April 08, 2004	Sheet	38 of 47


PH1 under CPU botten side :

CPU thermal protection at 84 degree C
Recovery at 45 degree C



PH2 near main Battery CONN :

BAT. thermal protection at 79 degree C
Recovery at 45 degree C



I_{adp}=0~5.8A

CC=0.5~2.7A
CV=16.8V(12 CELLS LI-ION)

IREF=1.31*I_{charge}
IREF=0.73~3.3V

+3VALWP

OVP voltage : LI
4S2P : 17.4V--> BATT_OVP = 1.935V
(BAT_OVP=0.1111 *VMB)

75W I _{adp} =0~3.5A	PR46=0.02_2512_1%	PR53=25.5K_0402_1%	Unpop PQ8
90W I _{adp} =0~4.2A	PR46=0.015_2512_1%	PR53=29.4K_0402_1%	Unpop PQ8
120W I _{adp} =0~5.8A	PR46=0.01_2512_1%	PR53=33.2K_0402_1%	Pop PQ5 and PQ8

Compal Electronics, Inc.

CHARGER

LA-2331


Rev 0.1

Date: Thursday, April 08, 2004 Sheet 40 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title			
5V/3.3V/12V			
Size	Document Number	Rev	
	LA-2331	0.1	
Date:	Thursday, April 08, 2004	Sheet	41 of 47




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title		2.5V/1.5V	
Size	Document Number	LA-2331	
Date:	Thursday, April 08, 2004	Sheet	42 of 47
		Rev	0.1



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title		1.8V/1.25V/PROCHOT	
Size	Document Number	L.A-2331	Rev 0.1
Date:	Thursday, April 08, 2004	Sheet 43	of 47





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
CPU_CORE (2)		
Size	Document Number	Rev
Date:	Thursday, April 08, 2004	Sheet 45 of 47
0.1		



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
CPU_CORE (2)			
Size	Document Number		Rev
			0.1
Date:	Thursday, April 08, 2004		Sheet 46 of 47

REV 0.1			
Date	Page	Description	Location
03/10	P.14,15	Add 16 Cap in on board DDR chip VDD pin	ADD C775 ~ C790
03/10	P.18	Del L9 & change L8 to bead for EMI	DEL L9 Change L8 to Bead
03/15	P.19	Redefine On board DDR strap pin	DEL R643, R646
03/15	P.21	Change SB +2.5valw power design	DEL R641 ADD Q60,D72
03/15	P.25	Change 5 In 1 connector	Change JP9
03/15	P.32	Add Parallel Port detect strap pin	ADD R817
03/15	P.27	Change 1394 connector footprint	NONE
03/16	P.33	Change EC SMBus2 pull high plwer plan from +5VALW to +3V	NONE
03/16	P.36	Add Battery Hibernation circuit	ADD U54,Q61 ~ Q64,U53,D75,D74,R822,R823 ~ R827,C791, C794,C792, C793,R820,R821
04/5	P.23	Change ODD Conn. layout	
04/5	P.23	Change ODD Conn. layout	