

***PWWAA***

***Delhi***

# LA-6847P REV 1.0 Schematic

Intel Processor(ARD) /PCH(HM55)  
2010-10-07 Rev 1.0


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019AP	
Date: Tuesday, December 28, 2010		Sheet 1 of 52			

# Compal Confidential


Model Name : PWWAA

File Name : LA-6847P

http://laptopblue.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019AP	B
				Date: Tuesday, December 28, 2010	Sheet 2 of 52



**Voltage Rails** ( O MEANS ON X MEANS OFF )

power plane State	+RTCVCC	+B	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.5VS +VGA_CORE +CPU_CORE +VTT +1.05VS +1.8VS +1.1VS +0.75VS
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

**BTO Option Table**

Function	MINI PCI-E SLOT		LAN					
description			SLOT1	LAN				
explain			WLAN/BT	10/100M				
BTO								

Function				Camera & Mic				
description				Camera & Mic				
explain				Camera & Mic				
BTO				CAM@				

Function	S3 Power Saving		
description	S3 Power Saving		
explain		Power Saving	
BTO			

**PCH SM Bus Address**


Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	New Card		
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW



**EC SM Bus1 Address**

**EC SM Bus2 Address**



Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
Power	Device	HEX	Address				




## For S3 CPU Power Saving



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev B
Date: Tuesday, December 28, 2010				Document Number 4019AP	Sheet 5 of 52




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/09/05		Deciphered Date		2011/09/05		Title		SCHEMATICS,MB A6847			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size B		Document Number		Rev B	
										4019AP			
								Date:		Tuesday, December 28, 2010		Sheet 6 of 52	




Material Note (+VTT):  
390uF/ 10mohm, number are 3,  
power x1, HW x2

(Place these capacitors under CPU socket Edge, top layer)


(Place these capacitors between inductor and socket on Bottom)




(Place these capacitors under CPU socket, top layer)



(Place these capacitors on CPU cavity, Bottom Layer)




TOP side (under inductor)




Check list:

+CPU\_CORE: 6x 470uF, 12x 22uF, 17x 10uF  
+VTT: 4x 330uF, 7x 22uF, 8x 10uF




Power team request for F-Din




CRB default setting:  
VID[6:0]=[0100111]

VTT Rail




Auburndale +1.1VS\_VTT=1.05V  
Clarkfield +1.1VS\_VTT=1.1V



near CPU



7/22 modified for cost down.



Clarksfield: 5A  
Auburndale:3A

POWER


DDR3 - 1.5V RAILS

Auburndale:22A


Clarksfield: 21A  
Auburndale:18A

PEG & DMI


Clarksfield: 0.6A  
Auburndale:1.35A



(Place these capacitors under CPU socket, top layer)




remove PJ30





(Place these capacitors under CPU socket Edge, top layer)

(Place these capacitors under CPU socket, top layer)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date:	Tuesday, December 28, 2010
				Sheet	9 of 52







### Standard Type DDR3 SO-DIMM B

7 DDR\_B\_DQS#[0..7]

7 DDR\_B\_DQS#[0..7]

7 DDR\_B\_D[0..63]

7 DDR\_B\_DM[0..15]

7 DDR\_B\_MA[0..15]

#### Layout Note:

Place near JDDRH

1.5V

C189 1 2 330U B2 2.5VM R15M

C192 1 2 10U 0805 6.3V6M

C194 1 2 10U 0805 6.3V6M

C197 1 2 10U 0805 6.3V6M

C200 1 2 10U 0805 6.3V6M

C202 1 2 10U 0805 6.3V6M

C204 1 2 10U 0805 6.3V6M

#### Layout Note:

Place these 4 Caps near Command and Control signals of DIMMB

1.5V

C190 1 2 0.1U 0402 16V4Z

C193 1 2 0.1U 0402 16V4Z

C196 1 2 0.1U 0402 16V4Z

C199 1 2 0.1U 0402 16V4Z

#### Layout Note:

Place near JDDRH.203 and 204

+0.75V

C191 1 2 10U 0805 6.3V6M

C195 2 1 1U 0402 6.3V4Z



C198 2 1 1U 0402 6.3V4Z

C201 2 1 1U 0402 6.3V4Z


C203 2 1 1U 0402 6.3V4Z

Security Classification				Compal Secret Data			
Issued Date		2010/09/05		Deciphered Date		2011/09/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							


Compal Electronics, Inc.			
Title			
SCHEMATICS,MB A6847			
Size		Document Number	
Custom		4019AP	
Date		Tuesday, December 28, 2010	
Sheet		12 of 52	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS, MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date	Tuesday, December 28, 2010
				Sheet	13 of 52









h t t p : / / l a p t o p b l u e . v n

216-0774009-A11PARK\_FCBGA631  
PARKR1@

Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A6847	
				Size	Document Number
				4019AP	Rev B
Date:				Tuesday, December 28, 2010	Sheet 16 of 52







The schematic diagram illustrates the internal architecture and external connections of the MB A6847 microcontroller. It is divided into several functional blocks, each with its own pin configuration and internal components.


**Internal Blocks and Connections:**

- Block 1 (Left):** Includes pins MDA[0..63], MAA[13..0], DQMA[7..0], QSA[7..0], and A\_BA[2..0]. It features internal components like VREFCA, VREFDQ, and various data and address lines.
- Block 2 (Middle):** Contains pins MDA[0..63], MAA[13..0], DQMA[7..0], QSA[7..0], and A\_BA[2..0]. It includes internal components like VREFCA, VREFDQ, and various data and address lines.
- Block 3 (Right):** Contains pins MDA[0..63], MAA[13..0], DQMA[7..0], QSA[7..0], and A\_BA[2..0]. It includes internal components like VREFCA, VREFDQ, and various data and address lines.
- Block 4 (Far Right):** Contains pins MDA[0..63], MAA[13..0], DQMA[7..0], QSA[7..0], and A\_BA[2..0]. It includes internal components like VREFCA, VREFDQ, and various data and address lines.

**External Components:**

- Resistors:** RV61, RV62, RV63, RV64, RV65, RV66, RV67, RV68, RV69, RV70, RV71, RV72, RV73, RV74, RV75, RV76, RV77, RV78, RV79, RV80, RV81, RV82, RV83, RV84, RV85, RV86, RV87, RV88, RV89, RV90, RV91, RV92, RV93, RV94, RV95, RV96, RV97, RV98, RV99, RV100, RV101, RV102, RV103, RV104, RV105, RV106, RV107, RV108, RV109, RV110, RV111, RV112, RV113, RV114, RV115, RV116, RV117, RV118, RV119, RV120, RV121, RV122, RV123, RV124, RV125, RV126, RV127, RV128, RV129, RV130, RV131, RV132, RV133, RV134, RV135, RV136, RV137, RV138, RV139, RV140, RV141, RV142, RV143, RV144, RV145, RV146, RV147, RV148, RV149, RV150, RV151, RV152, RV153, RV154, RV155, RV156, RV157, RV158, RV159, RV160, RV161, RV162, RV163, RV164, RV165, RV166, RV167, RV168, RV169, RV170, RV171, RV172, RV173, RV174, RV175, RV176, RV177, RV178, RV179, RV180, RV181, RV182, RV183, RV184, RV185, RV186, RV187, RV188, RV189, RV190, RV191, RV192, RV193, RV194, RV195, RV196, RV197, RV198, RV199, RV200, RV201, RV202, RV203, RV204, RV205, RV206, RV207, RV208, RV209, RV210, RV211, RV212, RV213, RV214, RV215, RV216, RV217, RV218, RV219, RV220, RV221, RV222, RV223, RV224, RV225, RV226, RV227, RV228, RV229, RV230, RV231, RV232, RV233, RV234, RV235, RV236, RV237, RV238, RV239, RV240, RV241, RV242, RV243, RV244, RV245, RV246, RV247, RV248, RV249, RV250, RV251, RV252, RV253, RV254, RV255, RV256, RV257, RV258, RV259, RV260, RV261, RV262, RV263, RV264, RV265, RV266, RV267, RV268, RV269, RV270, RV271, RV272, RV273, RV274, RV275, RV276, RV277, RV278, RV279, RV280, RV281, RV282, RV283, RV284, RV285, RV286, RV287, RV288, RV289, RV290, RV291, RV292, RV293, RV294, RV295, RV296, RV297, RV298, RV299, RV300, RV301, RV302, RV303, RV304, RV305, RV306, RV307, RV308, RV309, RV310, RV311, RV312, RV313, RV314, RV315, RV316, RV317, RV318, RV319, RV320, RV321, RV322, RV323, RV324, RV325, RV326, RV327, RV328, RV329, RV330, RV331, RV332, RV333, RV334, RV335, RV336, RV337, RV338, RV339, RV340, RV341, RV342, RV343, RV344, RV345, RV346, RV347, RV348, RV349, RV350, RV351, RV352, RV353, RV354, RV355, RV356, RV357, RV358, RV359, RV360, RV361, RV362, RV363, RV364, RV365, RV366, RV367, RV368, RV369, RV370, RV371, RV372, RV373, RV374, RV375, RV376, RV377, RV378, RV379, RV380, RV381, RV382, RV383, RV384, RV385, RV386, RV387, RV388, RV389, RV390, RV391, RV392, RV393, RV394, RV395, RV396, RV397, RV398, RV399, RV400, RV401, RV402, RV403, RV404, RV405, RV406, RV407, RV408, RV409, RV410, RV411, RV412, RV413, RV414, RV415, RV416, RV417, RV418, RV419, RV420, RV421, RV422, RV423, RV424, RV425, RV426, RV427, RV428, RV429, RV430, RV431, RV432, RV433, RV434, RV435, RV436, RV437, RV438, RV439, RV440, RV441, RV442, RV443, RV444, RV445, RV446, RV447, RV448, RV449, RV450, RV451, RV452, RV453, RV454, RV455, RV456, RV457, RV458, RV459, RV460, RV461, RV462, RV463, RV464, RV465, RV466, RV467, RV468, RV469, RV470, RV471, RV472, RV473, RV474, RV475, RV476, RV477, RV478, RV479, RV480, RV481, RV482, RV483, RV484, RV485, RV486, RV487, RV488, RV489, RV490, RV491, RV492, RV493, RV494, RV495, RV496, RV497, RV498, RV499, RV500, RV501, RV502, RV503, RV504, RV505, RV506, RV507, RV508, RV509, RV510, RV511, RV512, RV513, RV514, RV515, RV516, RV517, RV518, RV519, RV520, RV521, RV522, RV523, RV524, RV525, RV526, RV527, RV528, RV529, RV530, RV531, RV532, RV533, RV534, RV535, RV536, RV537, RV538, RV539, RV540, RV541, RV542, RV543, RV544, RV545, RV546, RV547, RV548, RV549, RV550, RV551, RV552, RV553, RV554, RV555, RV556, RV557, RV558, RV559, RV560, RV561, RV562, RV563, RV564, RV565, RV566, RV567, RV568, RV569, RV570, RV571, RV572, RV573, RV574, RV575, RV576, RV577, RV578, RV579, RV580, RV581, RV582, RV583, RV584, RV585, RV586, RV587, RV588, RV589, RV590, RV591, RV592, RV593, RV594, RV595, RV596, RV597, RV598, RV599, RV600, RV601, RV602, RV603, RV604, RV605, RV606, RV607, RV608, RV609, RV610, RV611, RV612, RV613, RV614, RV615, RV616, RV617, RV618, RV619, RV620, RV621, RV622, RV623, RV624, RV625, RV626, RV627, RV628, RV629, RV630, RV631, RV632, RV633, RV634, RV635, RV636, RV637, RV638, RV639, RV640, RV641, RV642, RV643, RV644, RV645, RV646, RV647, RV648, RV649, RV650, RV651, RV652, RV653, RV654, RV655, RV656, RV657, RV658, RV659, RV660, RV661, RV662, RV663, RV664, RV665, RV666, RV667, RV668, RV669, RV670, RV671, RV672, RV673, RV674, RV675, RV676, RV677, RV678, RV679, RV680, RV681, RV682, RV683, RV684, RV685, RV686, RV687, RV688, RV689, RV690, RV691, RV692, RV693, RV694, RV695, RV696, RV697, RV698, RV699, RV700, RV701, RV702, RV703, RV704, RV705, RV706, RV707, RV708, RV709, RV710, RV711, RV712, RV713, RV714, RV715, RV716, RV717, RV718, RV719, RV720, RV721, RV722, RV723, RV724, RV725, RV726, RV727, RV728, RV729, RV730, RV731, RV732, RV733, RV734, RV735, RV736, RV737, RV738, RV739, RV740, RV741, RV742, RV743, RV744, RV745, RV746, RV747, RV748, RV749, RV750, RV751, RV752, RV753, RV754, RV755, RV756, RV757, RV758, RV759, RV760, RV761, RV762, RV763, RV764, RV765, RV766, RV767, RV768, RV769, RV770, RV771, RV772, RV773, RV774, RV775, RV776, RV777, RV778, RV779, RV780, RV781, RV782, RV783, RV784, RV785, RV786, RV787, RV788, RV789, RV790, RV791, RV792, RV793, RV794, RV795, RV796, RV797, RV7



## GPU STRAPS



GPU by the system BIOS		GPU by VBIOS
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]
0 0 0	128MB	1 0 0
0 0 1	256MB	(M25P05A)
0 1 0	64MB	

## External VGA Thermal Sensor

For Internal Thermal Sensor






CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
Straps Name	Pin Name	Net Name	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	GPU_GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	0
TX_DEEMPH_EN	GPIO1	GPU_GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	0
BIF_GEN2_EN_A	GPIO2	GPU_GPIO2	PCIE GNE2 ENABLED 0 = Advertises the PCIe device as 2.5 GT/s capable at power-on 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.	0 5.0 GT/s capability will be controlled by software
RESERVED	GPIO_8_ROMSO	SOUT_GPIO8	RESERVED	0
RESERVED	GPIO_21_BB_EN	N.C	RESERVED	0 (Internal pulldown)
VGA_DIS	GPIO_9_ROMSI	SIN_GPIO9	VGA Controller 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	ROMSE_GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
CONFIG(2:0)	GPIO[13:11]	GPU_GPIO11 GPU_GPIO12 GPU_GPIO13	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	0 0 1 (256M)
VIP_DEVICE_STRAP_DIS	V2SYNC	VSYNC_DAC2	VIP Device Strap Enable indicates to the software driver 0 - Driver would ignore the value sampled on VHAD_0 during reset 1 - Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device is connected	0
RESERVED	H2SYNC	HSYNC_DAC2	RESERVED	0
AUD[1:0]	HSYNC VSYNC	VGA_CRT_HSYNC VGA_CRT_VSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.	0 0

STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVDATA (2,1,0)	Park XT S3	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C-C	SA000032460	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN H5TQ2G63BFR-12C	SA00003VS00	0 1 0
			1G 128Mx16 (x4)	SAM K4W2G1646C-HC12	SA00003MQ40	0 1 1
			Design Ready			
		Robson LP S3	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C-C	SA000032460	1 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			1G 128Mx16 (x4)	HYN H5TQ2G63BFR-12C	SA00003VS00	1 1 0
1G 128Mx16 (x4)	SAM K4W2G1646C-HC12		SA00003MQ40	1 1 1		
	Design Ready					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS, MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROBOTICS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date:	Tuesday, December 28, 2010
				Sheet	20 of 52


## Clock Generator

<http://laptopblue.vn> For SFD




**Remove C484 (for RF)**

CPU_SEL	CPU_0/0#	CPU_1/1#
0 (Default)	133MHz	133MHz
1	100MHz	100MHz








**LVDS / Int.Camera / Int.MIC Conn**




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2010/09/05		Deciphered Date		2011/09/05		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATICS,MB A6847					
								Size		Document Number		Rev B	
								Custm		4019AP			
								Date:		Tuesday, December 28, 2010			

# CRT CONNECTOR

http://laptopblue.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date	Tuesday, December 28, 2010
				Sheet	22 of 52



For LAN

For WLAN

34 PCIE\_PRX\_C\_LANTX\_N1  
34 PCIE\_PRX\_C\_LANTX\_P1  
34 PCIE\_PT\_X\_C\_LANRX\_N1  
34 PCIE\_PT\_X\_C\_LANRX\_P1  
33 PCIE\_PRX\_WLANTX\_N2  
33 PCIE\_PRX\_WLANTX\_P2  
33 PCIE\_PT\_X\_C\_WLANRX\_N2  
33 PCIE\_PT\_X\_C\_WLANRX\_P2

remove NewCard PCIE

remove JET PCIE

remove CardReader PCIE

LAN

WLAN

form CLKREQ\_NEW# to PCH\_GPIO20

form CLKREQ\_NEW# to PCH\_GPIO20

form CLKREQ\_JET# to PCH\_GPIO25

form CLKREQ\_CR# to PCH\_GPIO26

form CLKREQ\_JET# to PCH\_GPIO25

form CLKREQ\_CR# to PCH\_GPIO26

form CLKREQ\_JET# to PCH\_GPIO25

form CLKREQ\_CR# to PCH\_GPIO26

form CLKREQ\_JET# to PCH\_GPIO25

form CLKREQ\_CR# to PCH\_GPIO26

form CLKREQ\_JET# to PCH\_GPIO25

form CLKREQ\_CR# to PCH\_GPIO26

U11B

PCIE\_PRX\_C\_LANTX\_N1 BG30  
PCIE\_PRX\_C\_LANTX\_P1 B130  
PCIE\_PT\_X\_C\_LANRX\_N1 BF29  
PCIE\_PT\_X\_C\_LANRX\_P1 BH29

AW30  
AT30  
AU32  
AV32  
BA32  
BB32  
BD32  
BE32

PERN3  
PERP3  
PETN3  
PETP3

PERN4  
PERP4  
PETN4  
PETP4

PERN5  
PERP5  
PETN5  
PETP5

PERN6  
PERP6  
PETN6  
PETP6

PERN7  
PERP7  
PETN7  
PETP7

PERN8  
PERP8  
PETN8  
PETP8

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

PCI-E\*

Controller Link

PEG

From CLK BUFFER

Clock Flex

PERN1  
PERP1  
PETN1  
PETP1

PERN2  
PERP2  
PETN2  
PETP2

PERN3  
PERP3  
PETN3  
PETP3

PERN4  
PERP4  
PETN4  
PETP4

PERN5  
PERP5  
PETN5  
PETP5

PERN6  
PERP6  
PETN6  
PETP6

PERN7  
PERP7  
PETN7  
PETP7

PERN8  
PERP8  
PETN8  
PETP8

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

CLKOUT\_PCIE0N  
CLKOUT\_PCIE0P  
CLKOUT\_PCIE1N  
CLKOUT\_PCIE1P  
CLKOUT\_PCIE2N  
CLKOUT\_PCIE2P  
CLKOUT\_PCIE3N  
CLKOUT\_PCIE3P  
CLKOUT\_PCIE4N  
CLKOUT\_PCIE4P  
CLKOUT\_PCIE5N  
CLKOUT\_PCIE5P  
CLKOUT\_PCIE6N  
CLKOUT\_PCIE6P  
CLKOUT\_PCIE7N  
CLKOUT\_PCIE7P  
CLKOUT\_PCIE8N  
CLKOUT\_PCIE8P  
CLKOUT\_PCIE9N  
CLKOUT\_PCIE9P

SMBALERT# / GPIO11  
SMBCLK  
SMBDATA

SML0ALERT# / GPIO60  
SML0CLK  
SML0DATA

SML1ALERT# / GPIO74  
SML1CLK / GPIO58  
SML1DATA / GPIO75

CL\_CLK1  
CL\_DATA1  
CL\_RST1#

PEG\_A\_CLKRQ# / GPIO47  
CLKOUT\_PEG\_A\_N  
CLKOUT\_PEG\_A\_P

CLKOUT\_DMI\_N  
CLKOUT\_DMI\_P

CLKOUT\_DP\_N / CLKOUT\_BCLK1\_N  
CLKOUT\_DP\_P / CLKOUT\_BCLK1\_P

CLKIN\_DMI\_N  
CLKIN\_DMI\_P

CLKIN\_BCLK\_N  
CLKIN\_BCLK\_P

CLKIN\_DOT\_96N  
CLKIN\_DOT\_96P

CLKIN\_SATA\_N / CKSSCD\_N  
CLKIN\_SATA\_P / CKSSCD\_P

REFCLK14IN  
CLKIN\_PCIELOOPBACK

XTAL25\_IN  
XTAL25\_OUT

XCLK\_RCOMP

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

CLKOUTFLEX0 / GPIO64  
CLKOUTFLEX1 / GPIO65  
CLKOUTFLEX2 / GPIO66  
CLKOUTFLEX3 / GPIO67

EC\_LID\_OUT#  
PCH\_SMBCLK  
PCH\_SMBDATA

PCH\_GPIO60  
PCH\_SMLCLK0  
PCH\_SMLDATA0

PCH\_GPIO74  
PCH\_SMLCLK1  
PCH\_SMLDATA1

CLKREQ\_PEG#  
CLK\_PCIE\_VGA#  
CLK\_PCIE\_VGA#

CLK\_PEG#  
CLK\_PEG#

PCH\_CLK\_DMI#  
PCH\_CLK\_DMI#

CLK\_BCLK#  
CLK\_BCLK#

CLK\_DOT#  
CLK\_DOT#

CLK\_SATA#  
CLK\_SATA#

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK




CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK


CLK\_14M\_PCH  
CLK\_PCIELOOPBACK

CLK\_14M\_PCH  
CLK\_PCIELOOPBACK


CLK\_14M\_PCH  
CLK\_PCIELOOPBACK




FROM CLK GEN FOR: 133/100/96/14.318 MHZ




Note: Stuff 0 ohm if 25MHz crystal un-stuff




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev B	
4019AP		Date		Tuesday, December 28, 2010	
Sheet		24		of 52	






## PCH Strap Pin



NO REBOOT Strap		
PCH_SPKR	Low= Disable High= Enable	

Boot BIOS Strap		
PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI (Default)

A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= A16 swap override Disable



Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled (Default)

DMI Termination Voltage	
NV_CLE	Low= Set to Vss (Default) High= Set to Vcc



pull down 100k to GND




**GPIO8**  
**Not pull down**  
Internal: Pull up 20k  
During Reset: High  
Initial: High

**GPIO15**  
a Strong pull up may be needed  
for GPIO Functionality  
Internal: Pull down 20k  
During Reset: Low  
Initial: Low

**On-Die PLL VR**

**PCH\_GPIO27**    **High = Enabled (Default)**  
                  **Low = Disabled**



PROJECT_ID		
Name	ID0	ID1
NBQAA 11.6/13.3"	L	L
NBQAA 14"	L	H
*NBQAA 16"	H	L
NALAA 17.3"	H	H



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date:	Tuesday, December 28, 2010
				Sheet	28 of 52













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	4019AP	B			
Date:	Tuesday, December 28, 2010	Sheet	31	of	52

http://laptopblue.vn SATA ODD Conn



**SATA ODD Conn**



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019AP
				Date:	Tuesday, December 28, 2010
				Sheet	32 of 52



### Slot#1 Half PCIe Mini Card-WLAN/WiMax








Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2010/09/05	Deciphered Date	2011/09/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>SCHEMATICS,MB A6847</b>
			Document Number <b>4019AP</b>
			Date: Tuesday, December 28, 2010 Sheet 33 of 52

3/19 --> Change JLAN for don't support LAN LED function  
--> Pin40, 37 change to NC Pin



0715 --> LL1, CL13, CL9, LL3, CL28, CL29 are unmount for RTL8105E-VC

CL10, CL4, CL5, CL6, CL7 close to Pin 27, 39, 12, 47, 48


CL19, CL20, CL21, CL22 close to Pin 3, 13, 29, 45




0715 --> change P/N to SA00003PO20 (RTL8105E-VC)




4/2-->remove RL8, RL9, CL11




LAN Conn.





3/29 --> swap Line and PHY signal




8/16-->Add CL39 for EMI request  
Add D69 for ESD










# Codec




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
	39.2K	PORT-E (PIN 14, 15)	




## Beep sound




## Speaker Connector




## Ex.MIC JACK



## Ext.MIC/LINE IN











































































## Head Phone JACK



## Int. Mic

0618 --> remove Analog IntMIC, and change to DIGITAL MIC

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date:	Tuesday, December 28, 2010
				Sheet	37 of 52
				Rev	B



Remove PM\_SLP\_S4#/S5# AND Gate

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date	Tuesday, December 28, 2010
				Sheet	38 of 52

http://laptopblue.vn



Diagram illustrating the H7 debug pad connections:



- Pin 6:** +3VS
- Pin 7:** SERIRQ (via R392 0.0402\_5%)
- Pin 8:** LPC\_AD3 (23,38)
- Pin 9:** LPC\_AD1 (23,38)
- Pin 10:** LPC\_FRAME# (23,38)
- Pin 1:** CLK\_PCI\_DDR (27)
- Pin 2:** LPC\_AD0 (23,38)
- Pin 3:** LPC\_AD2 (23,38)
- Pin 4:** PLT\_RST# (13,27,33,34,38)
- Pin 5:** (Marked with X)

The H7 chip is labeled with "H7", "DEBUG\_PAD", and "@".


Callout box details (Pin 1 connection):

- Resistor R393: 22\_0402\_5%
- Capacitor C457: 22P\_0402\_50V8J
- Label: reserve for EMI

Noticed: KB Connector Pin Definition Reversed with KB Membrane Pin Definition



http://laptopblue.vn TF Button/Conn.

[illegible]

**LEFT**


SW\_L

**RIGHT**

SW\_R

D20 @ A25125-02S.R7G\_SOT23-3

For EMI request



$V_F = 1.9V - 2.4V$   
 $I_F = 5mA$

+5VWVO — 1 — R397 — 2 — 510\_0402 5% — 2 — D22 — 1 — PWR\_LED 38

HT-110UYG5\_YELLOW GREEN

$V_F = 1.8V - 2.0V$   
 $I_F = 5mA (max)$

+5VALWO — 1 — 2 — R399 — 510\_0402\_5% — BATT\_CHG\_LOW\_LED 38  
 3 — R403 — 510\_0402\_5% — BATT\_FULL\_LED 38  
 HT-210U05UYG5 AMBER-YEL GRN

The figure shows the pin configurations for three different modules:

- CPU:** Contains pins H1 through H17. Pins H1, H2, H3, H4, H5, H6, H7, H8, H9, H10, H11, H12, H13, H14, H15, H16, and H17 are arranged in two rows. Each pin is labeled with its identifier and voltage level (e.g., H1\_H\_2P7x3P2N, H2\_H\_2P7N, etc.).
- MINI CARD:** Contains pins H18 and H19. Both are labeled with their identifiers and voltage levels (H18\_H\_3P3, H19\_H\_3P3).
- SB:** Contains pins H15 and H16. Both are labeled with their identifiers and voltage levels (H15\_H\_5PON, H16\_H\_5PON).

Each pin is represented by a smiley face icon with a label above it indicating its name and voltage level. The CPU module has pins H1 through H17. The MINI CARD module has pins H18 and H19. The SB module has pins H15 and H16. Each pin is connected to a ground symbol (a triangle with three horizontal lines).

## MDC

Figure 1 consists of four identical diagrams arranged horizontally, labeled FD1, FD2, FD3, and FD4. Each diagram features a large circle with a solid black dot in its center. To the left of each large circle is a smaller circle. A vertical line segment extends from the bottom of each large circle, ending in a small horizontal bar.

PCB

ZZZ



PCB LA-6847P REV1

## PJP1 45@







PCH  
HM55R3@GPU  
PARKR3®GPU  
ROBSONR3@GPU  
ROBSONR1@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A6847		
				Size	Document Number	Rev
					4019AP	B
Date:				Tuesday, December 28, 2010	Sheet	40 of 52


+1.5V to +1.5VS Combine with +1.5V\_CPU





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019AP	B
				Date:	Tuesday, December 28, 2010	Sheet 41 of 52





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Document Number	Rev B
				4019AP		
Date: Tuesday, December 28, 2010				Sheet	42	of 52



PH1 under CPU botten side :  
CPU thermal protection at 90degree C  
Recovery at 56 degree C








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019AP
				Date	Tuesday, December 28, 2010
				Sheet	45 of 52






7




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
					4019AP	
Date:				Tuesday, December 28, 2010	Sheet	48 of 52




Arrandale -- 2 phase 1H1L

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A6847
Size	C	Document Number	4019AP	Rev
Date:	Tuesday, December 28, 2010	Sheet	49	of 52

Total capacitor 1170uF  
ESR = 3.33mohm



SEL1	SEL0	Robson LP	Park XT
L	L		1.12
L	H		
H	L	0.95	
H	H	0.9	0.9



NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
2010/10/14	42	Remove PR2,PR3,PR4,PR5,PR6,PR7,PR8,PD1,PD4,PQ2,PQ3,PQ30 Change PR1 to 0_1206_5%	Remove Pre charge	
2010/10/14	44	Change PQ8 to AO4409L,remove PR89,PC30,PQ11 Change PR68 to 24K ohm,add PC107	Remove Pre charge Circuit modify	
2010/10/14	45	Change PU6 to TPS51125A	Circuit modify	
2010/10/14	46	Change PQ802 to TPCA8036	Circuit modify	
2010/10/14	48	Change PU11 to APL5336,PR181 to 15K ohm, add PC187(0.22U)	Circuit modify	
2010/10/14	50	Change PR621 to 54.9k ohm,Delete PR104,PC622 Add PR606,PC606	Circuit modify	
2010/10/21	45	Add PC64(0.1U_0402_25V)	EMI request	
2010/10/21	48	Change PR181 to 22k ohm,PC187 to 0.1UF,add PD5	HW request	
2010/10/21	50	Change PR605 to 2.2 ohm,PR635,PR637 to 5.1Kohm,PR103 to 2Kohm Add PC190	HW request	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019AP	B
				Date:	Tuesday, December 28, 2010	Sheet 51 of 52

PIR (Product Improve Record)

PWWAA LA-6847P SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.1 TO 1.0

NO DATE PAGE MODIFICATION LIST PURPOSE

http://laptopblue.vn

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/05	Deciphered Date	2011/09/05	Title	SCHEMATICS,MB A6847	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019AP	B
				Date:	Tuesday, December 28, 2010	Sheet 52 of 52